Synopsys Adds Variation-Aware Library Models

August 2006
Electronic News;8/7/2006, Vol. 52 Issue 32, p48
Trade Publication
This article reports on the extensions that were added by Synopsys Inc. to the Liberty library format. The extensions are meant to allow a high level of accuracy and are built on the Composite Current Source models that aim to unify timing, signal-integrity and power. The Liberty library extensions are a key part of the company's strategy to address the emerging challenges at sub-65nm by allowing variation-aware design and furthering openness and interoperability in the industry.


Related Articles

  • 'We'll get it right first time at 90nm' say EDA firms as design costs hit star-ups. Manners, David // Electronics Weekly;11/10/2004, Issue 2170, p20 

    This article reports that designs on 90nm semiconductor processes will not suffer the difficulties of 130nm technology, according to the top EDA firms. Only one third of all 130nm designs were right first time, and even after three spins the proportion of working designs only rose to two thirds....

  • Star-RCXT extraction.  // Solid State Technology;May2008, Vol. 51 Issue 5, p45 

    The article evaluates the Star-RCXT from Synopsys Inc.

  • Synopsys Inc. Goes PrimeTime. Brown, Peter // Electronic News;04/16/2001, Vol. 47 Issue 16, p14 

    Focuses on the PrimeTime Signal Integrity static-timing-analysis product from Synopsys Inc. targeted at the growing challenge of detecting and resolving cross-talk system-on-a-chip-designs. Mechanics; Significance of its introduction.

  • TSMC Teams with Synopsys. Davis, Jessica // Electronic News;2/16/2004, Vol. 50 Issue 7, pN.PAG 

    Reports on the partnership of Taiwan Semiconductor Manufacturing Co. (TSMC) with Synopsys. Types of TSMC libraries that will be distributed by Synopsys; Mutual benefits from the partnership; Importance of process libraries.

  • Logic Modeling reviews EDA industry accolades.  // Electronic News;8/15/94, Vol. 40 Issue 2027, p10 

    Presents testimonials from leaders of some the electronic design automation (EDA) firms for the initial Software Interface Technology (SWIFT) procedural interface development efforts of the Logic Modeling Group of Synopsis.

  • Tower Offers Synopsys-based 0.18- & 0.13-micron Libraries.  // Electronic News;4/18/2005, Vol. 51 Issue 16, pN.PAG 

    Reports on the in-house set of design libraries based on library technology from Synopsys Inc. that would be offered by Israeli foundry Tower Semiconductor Ltd. on April 29, 2005. Availability of input/output and memory compilers; Features of the design library; Means of distribution of...

  • DFT Compiler/ATPG Tool Combo Aids In DFT. Eccles, Lisa // Electronic Design;12/04/2000, Vol. 48 Issue 25, p49 

    Reports on Synopsys Inc.'s introduction of design-for-test (DFT) compiler that enables fast timing closure with semiconductor designs. Inclusion of the DFT compiler in the physical compiler environment; Description of the technology; Contact information.

  • Synopsys debuts testbench option.  // Electronic News;9/11/95, Vol. 41 Issue 2082, p64 

    States that Synopsys is introducing the TestBench Manager option to VHDL System Simulator (VSS). Comments on the reduction in testbench development time; Automatic generation of block-level testbenches from the system-level testbench; VSS Professional and VSS Expert; The three test strategies...

  • Synopsys Rolls Out Transistor-Level Static Timing Analysis.  // Electronic News;7/3/2006, Vol. 52 Issue 27, p30 

    The article reports on the launch of the anticipated next-generation transistor-level static timing analysis tool, NanoTime, by Synopsys Inc. to allow concurrent timing and signal integrity analysis. The company said NanoTime allows analysis of complex transistor circuits overnight with HSPICE...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics