TITLE

126nm deep UV light makes SiO2 on wafers at room temp

AUTHOR(S)
S. B.
PUB. DATE
July 2006
SOURCE
Electronics Weekly;7/19/2006, Issue 2250, p36
SOURCE TYPE
Trade Publication
DOC. TYPE
Article
ABSTRACT
The article investigates the claim made by the University College London, England, of producing silicon dioxide on wafers at room temperature. Professor and head researcher Ian Boyd describes that the wafer is illuminated in an oxygen atmosphere. The wavelength of the light used is 126nm, much lower than that of x-rays. He adds that to oxidise silicon on a wafer, atomic oxygen should have characteristics of sticking it to the surface.
ACCESSION #
21925615

 

Related Articles

  • Novel Abrasive-Free Planarization of 4H-SiC (0001) Using Catalyst. Hara, Hideyuki; Sano, Yasuhisa; Mimura, Hidekazu; Arima, Kenta; Kubota, Akihisa; Yagi, Keita; Murata, Junji; Yamauch, Kazuto // Journal of Electronic Materials;Aug2006, Vol. 35 Issue 8, pL11 

    A new abrasive-free planarization method for silicon carbide (SiC) wafers was proposed using the catalytic nature of platinum (Pt). We named it catalystreferred etching (CARE). The setup equipped with a polishing pad made of Pt is almost the same as the lapping setup. However, CARE chemically...

  • Effect of SiC wafer miscut angle on the morphology and Hall mobility of epitaxially grown graphene. Dimitrakopoulos, Christos; Grill, Alfred; McArdle, Timothy J.; Zihong Liu; Wisnieff, Robert; Antoniadis, Dimitri A. // Applied Physics Letters;5/30/2011, Vol. 98 Issue 22, p222105 

    We show that the surface morphology and electrical properties of graphene grown on SiC(0001) wafers depend strongly on miscut angle, even for nominally 'on-axis' wafers. Graphene grown on pit-free surfaces with narrow terraces (miscut above 0.28°) shows substantially lower Hall mobility than...

  • Marangoni wafer drying avoids disadvantages. Wolke, Klaus; Eitel, Barbel // Solid State Technology;Aug96, Vol. 39 Issue 8, p87 

    Explains the basic principle and process sequence for Marangoni drying, a method for drying semiconductor wafers. Particle performance; Residue-fee drying; Absence of wafer stress; Low alcohol consumption; Applications of the drying technique to 300-mm wafers.

  • Asyst, INFAB propose rival 300-mm handling ideas. P.N.D. // Solid State Technology;Jul95, Vol. 38 Issue 7, p48 

    Features approaches to the handling of 300-mm wafers. Design of a wafer cassette from Asyst; Handling system from INFAB.

  • Emerging technologies alter fab chemical consumption. Castellano, Robert N. // Solid State Technology;Jul95, Vol. 38 Issue 7, p54 

    Reports on how emerging technologies have altered the chemical consumption of the semiconductor wafer industry. Gases; Wet chemicals; Reprocessing of chemicals; Photoresist category.

  • 300-mm wafers: Hurry up and wait? Haavind, Robert // Solid State Technology;Feb96, Vol. 39 Issue 2, p14 

    Editorial. Focuses on the plan in the semiconductor industry to produce 300 millimeter wafers. Plans of Motorola's Semiconductor Division; Possible source of funding for the wafers; Delays in the implementation of the plans; Importance of the wafers to microprocessor producers.

  • 300 mm: A new frontier. Fosnight, William; Martin, Raymond // Solid State Technology;Feb96, Vol. 39 Issue 2, p77 

    Looks at some of the strategic issues affecting wafer handling for the 300-millimeter (mm) generation. Lessons from the transition to 200-mm; International cooperation on the design of 300-mm; Attention on the standards for cassette carriers; Interrelated choices faced by semiconductor factory...

  • 300 mm: Summit meeting, new products unveiled. P.D.; M.L. // Solid State Technology;Sep96, Vol. 39 Issue 9, p56 

    Reports on the development of 300 millimeter (mm) semiconductor wafers. Features of the Wafer Summit meeting between United States and Japanese officials; Features of the 300-mm unpatterned wafer inspection system; Varian's introduction of its 300-mm single-wafer high-current ion implanter.

  • Japan silicon companies embark on 400-mm project without Wacker or MEMC. P.D.; A.V. // Solid State Technology;Oct96, Vol. 39 Issue 10, pS1 

    Reports that seven Japanese producers of silicon wafers have established a program to develop 400-mm silicon wafer technology. Role of the Ministry of International Trade and Industry, German silicon supplier Wacker and MEMC Electronic Materials the project; Applicability to 300-mm products;...

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics