Sierra Debuts IC Implementation System, Announces Mentor Collaboration

July 2006
Electronic News;7/24/2006, Vol. 52 Issue 30, p21
Trade Publication
The article focuses on Olympus-SoC, an integrated circuit (IC) implementation system developed by Sierra Design Automation Inc. Sierra has also collaborated with Mentor Graphics to bring lithography data into the design phase. The IC implementation system is a next-generation netlist-to-GDSII system that addresses lithography variation. Sierra Olympus-SoC will interact with Mentor's Calibre Litho-Friendly Design as part of the partnership.


Related Articles

  • Mentor acquires Sierra Design.  // Microlithography World;Aug2007, Vol. 16 Issue 3, p17 

    The article reports that Mentor Graphics has acquired Sierra Design Automation for $90 million in a half-and-half cash/stock deal. The deal will be slightly accretive for fiscal year (FY) 2007 ending January 31, 2008 and shave about $0.02 off of its anticipated FY 2008 earnings. Sierra's...

  • Lithography to Stay Dry Through 45nm. Davis, Jessica // Electronic News;2/27/2006, Vol. 52 Issue 9, p45 

    This article reports that chip companies on the leading edge are looking to double patterning and other dry techniques to make the leap to the 45nm node and perhaps beyond that node as well, according to several executives from the Thin Films Group at Applied Materials during the International...

  • 1-IC design monitors ajar doors. Hicks, Fred // EDN;Nov2012, Vol. 57 Issue 17, p64 

    The article offers instructions for a 1-integrated circuit design that monitors ajar doors.

  • What to Do If You Can't Have Reference Designators. BENSON, DUANE // Printed Circuit Design & Fab: Circuits Assembly;Nov2016, Vol. 33 Issue 11, p19 

    The article presents an answer to a question about reference designators in assembly drawings.

  • Void Reduction on QFNs. O'NEILL, TIM // Printed Circuit Design & Fab: Circuits Assembly;Nov2016, Vol. 33 Issue 11, p38 

    The article offers ways on how to void the reduction on quad flat no-lead (QFN) integrated circuits.

  • DFM tools help with "lithography-friendly" layouts. Santarini, Michael // EDN;5/11/2006, Vol. 51 Issue 10, p26 

    This article unveils the Calibre LFD (lithography-friendly design) tool from Mentor Graphics. The company claims that the tool can help integrated circuit (IC) designers make lithography-friendly IC layouts. According to Jean-Marie Brunet, product-development manager for LFD products at Mentor...

  • IC LAYOUT TOOL PLAYS BY THE RULES. Maliniak, David // Electronic Design;5/12/2003, Vol. 51 Issue 10, p34 

    Features the RapiDesignClean rules-driven layout package developed by the Bindkey Technologies Inc. Feature of the layout tool; Application of all design rules; Price of the RapiDesignClean.

  • When the package means as much as the chip. Shemansky, M. Grupen // EDN;7/10/2003, Vol. 48 Issue 15, p51 

    Focuses on designing of high-speed, high-pin-count integrated circuits. Challenges associated with addressing signal-integrity and cost issues; Factors affecting cost of designing; Explanation of how body size of an integrated circuit affects the relative price of substrate technologies that...

  • Validate Spice models before use. Mancini, Ron // EDN;3/31/2005, Vol. 50 Issue 7, p22 

    This article deals with the Spice model as an analytical tool. Semiconductor vendors are notorious for handling out Spice models that do not work or that fail to represent the circuit. Most semiconductor companies take Spice models seriously. The models are head and shoulders above those...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics