TITLE

Actions Readies 0.18-micron Mixed-Signal Multimedia SoC

PUB. DATE
June 2006
SOURCE
Electronic News;6/26/2006, Vol. 52 Issue 26, p25
SOURCE TYPE
Trade Publication
DOC. TYPE
Article
ABSTRACT
The article deals with the announcement by Actions Semiconductor Co. Ltd that its 0.18-micron mixed-signal multimedia system on chip will be ready for shipment in approximately eight weeks. Actions said that its latest multimedia product is its first to adopt the 0.18-micron process, new audio decoding technology and new power management technology. The audio decoding technology supports higher audio compression rates to prevent data loss during file compression and for better audio quality, comparable to a CD.
ACCESSION #
21618812

 

Related Articles

  • System-On-a-Chip Test Data Compression and Decompression with Reconfigurable Serial Multiplier. Sivanantham, S.; Padmavathy, M.; Divyanga, S.; Lincy, P. V. Anitha // International Journal of Engineering & Technology (0975-4024);Apr/May2013, Vol. 5 Issue 2, p973 

    One of the increasingly difficult challenges in testing System-On-a-Chip (SoC) is dealing with the large amount of test vectors that must be stored in the tester and transferred between the testers. The test data bandwidth between the tester and the SOC is a bottleneck that can result in long...

  • Test Data Compression for System-on-a-Chip using Count Compatible Pattern Run-Length Coding. Yuan, Haiying; Mei, Jiaping; Song, Hongying; Guo, Kun // Journal of Electronic Testing;Apr2014, Vol. 30 Issue 2, p237 

    The Count Compatible Pattern Run-Length (CCPRL) coding compression method is proposed to further improve the compression ratio. Firstly, a segment of pattern in the test set is retained. Secondly, don't-care bits are filled so as to make subsequent patterns compatible with the retained pattern...

  • Evaluation of the Disydent Co-design Flow for an MJPEG Case Study. Smiri, K.; Jemai, A.; Ammari, A. C. // International Review on Computers & Software;Mar2008, Vol. 3 Issue 2, p164 

    Embedded multimedia applications on Multi Processor Systems on Chip (MPSoC) have to answer several performance constraints. This present work is structured on tow parts. First, we have exploited the design method of the framework Disydent using an example of multimedia application (MJPEG...

  • Choosing to use an SIP. Manninger, Mario // EDN;3/15/2007, Vol. 52 Issue 6, p63 

    The article discusses the advantages of using a system-in-package (SIP) product over a system on chip (SOC) product when designing austriamicrosystems' second generation multimedia platform. A feasibility analysis conducted by the company demonstrates that an SOC could not handle all...

  • Optimize memory-system design for multimedia applications. Lutzenheiser, David; Hussain, Agha // EDN Europe;Oct2008, Vol. 55 Issue 10, p44 

    The article focuses on the effectiveness of Dynamic random access memory (DRAM) as an important and the highest performance target in any system. The efficiency of DRAM has become a challenge for video-processing-SoC (System-on-Chip) designers. As SoCs have integrated more functions on a single...

  • Multimedia SoC processors feature superior functional integration. Vincent, Matt // Portable Design;Feb2006, Vol. 12 Issue 2, p30 

    The article features the system-on-a-chip multimedia processor range of products manufactured and introduced by the San Jose, California-based Mobilic Technology. The MP830 and MP730 SoC series processors provide feature sets designed for mobile applications including 3G handsets, portable media...

  • MIPS SoC Does Double Duty. Wong, William // Electronic Design;5/27/2002, Vol. 50 Issue 11, p38 

    Explores NEC Corp.'s millions instructions per second-based Vr7701 systems on chip for high-performance embedded network applications. Horsepower of Vr7701; Design and capabilities; Prices.

  • How Many Quarks. WONG, BILL // Electronic Design;11/7/2013, Vol. 61 Issue 13, p80 

    The article offers information on Intel Corp.'s Pentium-class X1000 Quark system-on-chip solution.

  • Open architecture supports parallel test. Rajsuman, Rochit // Test & Measurement World;Dec2003/Jan2004, Vol. 23 Issue 12, p21 

    Discuses the architecture design of systems on a chip (SOC) in the semiconductor industry in the U.S. Shrinkage of the physical size of transistors in electronic circuitry; Increase in the number of transistors to be tested inside SOC systems; Implications of the transistor increase to the test...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics