Agere Leverages X Architecture in 90nm Mobile Chip

July 2006
Electronic News;7/3/2006, Vol. 52 Issue 27, p35
Trade Publication
The article reports that Agere Systems has used the X Architecture from Cadence Design Systems in a 90nm mobile handset chipset. The X Architecture is meant to provide significant improvements in chip area, performance, power consumption and cost, by enabling designs with significantly less wirelength and fewer connectors between wiring layers.


Related Articles

  • Technologies Address Complex Chip Design.  // Wireless Design & Development;Jan2008, Vol. 16 Issue 1, p50 

    This article reports on several wireless technologies that were added into the Incisive Enterprise verification family of Cadence Design Systems, Inc. These additions are designed to enable engineering teams to address complex chip design for products like multi-mode cellular telephones, and...

  • Traffic management chips to boost capacity.  // Telecom Asia;Jul2003, Vol. 14 Issue 7, p39 

    Focuses on the introduction of semiconductor chips by Agere Systems designed to boost capacity and lower costs of telecommunication equipment. Voice and data packet processing with the APP550TM and APP530TM chips; Targeting applications of the TAAD Lite and TAAD UltraLite chips; SAR functions...

  • Media, chip set address portable systems' requirements. Dipert, Brian; Granville, Fran // EDN;1/6/2005, Vol. 50 Issue 1, p18 

    This article provides information on high technology chips presented at the Storage Visions Conference at the Consumer Electronics Show in 2004. The concept has a lot of merit, as cell phones increasingly stretch beyond their communications roots and become media-rich, including audio, graphics...

  • Agere releases EDGE chipset.  // RCR Wireless News;11/17/2003, Vol. 22 Issue 46, p12 

    Reports on the launch of the EDGE chipset solution from Agere Systems Inc., for enhanced mobile handsets and smart phones. Description of the chipset, according to the firm; Key function of the product; Benefits from the solution, according to Luc Seraphin, vice president and general manager of...

  • Agere's Mobile Vision: Merged Multimedia. Deffree, Suzanne // Electronic News;3/1/2004, Vol. 50 Issue 9, pN.PAG 

    Introduces the Vision architecture for mobile communications and multimedia applications from Agere Systems Inc. Comments from Phil Carrier, mobile terminals product line director at Agere; Technology underlying Visions' digital baseband chipset; Functionality features.

  • Cadence enters Windows-based EDA market.  // Electronic News;11/6/95, Vol. 41 Issue 2090, p2 

    Looks at activities by Cadence Design Systems in the autumn of 1995. The company's move into the world of Windows by releasing a new version of its Allegro printed circuit board layout products for personal computer (PC)-using designers; Cadence's move into the software distribution market;...

  • Cadence ups simulation speed in tool.  // Electronics Weekly;9/17/2003, Issue 2115, p17 

    Cadence has announced a major update of Virtuoso, its custom chip design toolset, with faster simulation, and better links into the firm's databases. Virtuoso is aimed at designers of analogue, RF, memory and custom high speed digital chips. The firm is calling Virtuoso, its custom design...

  • EDA TOOLS.  // EDN;7/19/2007, Vol. 52 Issue 15, p95 

    The article evaluates the Virtuoso multi-mode-simulation platform Version 6.2 from Cadence Design Systems.

  • Cadence Looks to Regain Physical Share. Morrison, Gale // Electronic News;10/23/2000, Vol. 46 Issue 43, p14 

    Reports on the unveiling of Assura, a version of the physical verification and extraction tool suite, by Cadence Design Systems Inc. Details on the technology business of Cadence; Applications and functionality of the Assura tool; Price.


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics