TITLE

Celoxica in Czech link up for modeling reconfigurable computing

AUTHOR(S)
Wilson, Richard
PUB. DATE
June 2006
SOURCE
Electronics Weekly;6/7/2006, Issue 2244, p8
SOURCE TYPE
Trade Publication
DOC. TYPE
Article
ABSTRACT
The article informs that Celoxica is working with the Academy of Sciences of the Czech Republic (ASCR) to develop complex mathematical models for reconfigurable computing. According to Jiri Kadlec, Head of signal processing at the Academy's Institute of Information Theory and Automation (UTIA), there is now commercial recognition of how massively parallel, reconfigurable hardware processing architectures can be practically used to solve some of the issues that surround complex computing problems.
ACCESSION #
21524519

 

Related Articles

  • Adaptive Computing Overcomes Barriers To 3G Wireless Comm. Uvacek, Bob; Plunkett, Bob; Vecchione, Tom // Electronic Design;06/24/2002, Vol. 50 Issue 13, p77 

    Focuses on the use of the adaptive-computing machine (ACM) for third-generation wireless communication devices. Power consumption of digital signal processors; Minimization of design cost; Estimation of computational requirements that each algorithmic element will demand from the digital signal...

  • Design tool company to announce commsSoC collaboration to rival TI and ARM processors. Mayhew-Smith, Alex // Electronics Weekly;10/29/2003, Issue 2121, p3 

    The article reports on the plan of Celoxica to announce its partnership with Toshiba and Elixent in late 2003 for an open source reconfigurable Digital Signaling Processing processor. The product will compete with ARM and Texas Instruments in the processor market. The reconfigurable algorithm...

  • Adaptive spatio-temporal filtering of disturbed ECGs: a multi-channel approach to heartbeat detection in smart clothing. Wiklund, Urban; Karlsson, Marcus; Östlund, Nils; Berglin, Lena; Lindecrantz, Kaj; Karlsson, Stefan; Sandsjo, Leif // Medical & Biological Engineering & Computing;Jun2007, Vol. 45 Issue 6, p515 

    Intermittent disturbances are common in ECG signals recorded with smart clothing: this is mainly because of displacement of the electrodes over the skin. We evaluated a novel adaptive method for spatio-temporal filtering for heartbeat detection in noisy multi-channel ECGs including short signal...

  • Adaptive Frequency Estimation of Distorted Power System Signals Using Modified Extended Kalman Filter.  // Gazi University Journal of Science;2011, Vol. 24 Issue 1, p85 

    No abstract available.

  • A SURVEY OF NEW RECONFIGURABLE ARCHITECTURES FOR IMPLEMENTING FIR FILTERS WITH LOW COMPLEXITY. SANDHIYA, V.; KARTHICK, S.; VALARMATHY, M. // Journal on Electronics Engineering;Sep-Nov2013, Vol. 4 Issue 1, p24 

    Finite Impulse Response (FIR) filters are widely used in multistandard wireless communications. The two key requirements of FIR filters are reconfigurabilty and low complexity. The researches have introduced many architectures for above key metrics. For reconfigurable FIR filter, two...

  • OFDM/DPSK System Performance Improvement in the Presence of Frequency Offset using a Reconfigurable Detection Algorithm. Stosovic, S.; Dimitrijevic, B.; Milosevic, N.; Nikolic, Z. // Electronics & Electrical Engineering;2012, Issue 119, p35 

    In this paper we propose a reconfigurable differential detection (RDD) algorithm that can be used for the MDPSK signal reception in the presence of frequency offset. Important feature is that the proposed algorithm does not require pilot symbols, and therefore there is no bandwidth efficiency...

  • The Chameleon Architecture for Streaming DSP Applications. Smit, Gerard J. M.; Kokkeler, André B. J.; Wolkotte, Pascal T.; Hölzenspies, Philip K. F.; van de Burgwal, Marcel D.; Heysters, Paul M. // EURASIP Journal on Embedded Systems;2007 Special Issue 1, p1 

    We focus on architectures for streaming DSP applications such as wireless baseband processing and image processing. We aim at a single generic architecture that is capable of dealing with different DSP applications. This architecture has to be energy efficient and fault tolerant. We introduce a...

  • High Speed, Low complexity, Folded, Polymorphic Wavelet Architecture using Reconfigurable Hardware.  // International Journal of Computer Applications;Mar2010, Vol. 2, p1 

    The article offers information on a proposed polymorphic architecture for reconfigurable folded wavelet filters. It indicates that the proposed architecture is effective for fast computation of Discrete Wavelet Transform (DWT) and its speed is improved by scheduling. It notes that a weight based...

  • Comparison of reconfigurable structures for flexible word-length multiplication. Pfänder, O. A.; Nopper, R.; Pfleiderer, H.-J.; Zhou, S.; Bermak, A. // Advances in Radio Science;2008, Vol. 6, p113 

    Binary multiplication continues to be one of the essential arithmetic operations in digital circuits. Even though field-programmable gate arrays (FPGAs) are becoming more and more powerful these days, the vendors cannot avoid implementing multiplications with high word-lengths using embedded...

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics