TITLE

Freescale Pushes SSOI CMOS to 45nm

PUB. DATE
June 2006
SOURCE
Electronic News;6/19/2006, Vol. 52 Issue 25, p17
SOURCE TYPE
Trade Publication
DOC. TYPE
Article
ABSTRACT
The article reports that Freescale Semiconductor has claimed an advanced CMOS technology that uses strained silicon-on-insulator substrates for the 45nm level. The technology is made possible by hybrid strain techniques. Freescale is evaluating the technology for the 45nm node and beyond and pointed to advanced networking equipment and gaming consoles as initial applications for strained silicon-on-insulator from the company.
ACCESSION #
21405699

 

Related Articles

  • Strained Silicon: Next Step in Boosting Semiconductor Performance. Studt, Tim // R&D Magazine;Jun2003, Vol. 45 Issue 6, p28 

    Discusses the development of advanced semiconductor fabrication technologies. Replacement of aluminum with copper for device interconnects; Benefits of the implementation of silicon-on-insulator technologies; Materials used for complementary metal oxide semiconductor devices.

  • SOI and strain: CMOS performance enhancers. Maszara, W.P.; Qi Xiang; Krivokapic, Zoran; Ming-Ren Lin // Solid State Technology;Aug2003, Vol. 46 Issue 8, p88 

    Focuses on the benefits of silicon-on-insulator substrates and strained channel in the semiconductor industry. Enhancement of complementary metal oxide semiconductors performance; Increment of channel mobility; Reduction of junction capacitance, which increases switching speed.

  • Cypress to Make American Semi's SOI Tech.  // Electronic News;4/18/2005, Vol. 51 Issue 16, pN.PAG 

    Reports on the use of the research and development manufacturing services from Cypress Semiconductor Corp. in commercializing Flexfet silicon-on-insulator complementary metal oxide semiconductors (CMOS) process of American Semiconductor Inc. (ASI) in 2005. Impact of the use of Silicon Valley...

  • Ultrashallow junctions or ultrathin SOI? Current, M.I.; Bedell, S.W.; Malik, I.J.; Feng, L.M.; Henley, F.J. // Solid State Technology;Sep2000, Vol. 43 Issue 9, p66 

    Outlines the principal issues limiting junction formation for complementary metal oxide semiconductor (CMOS) on bulk silicon and presents an alternative roadmap using silicon-on-insulator (SOI) wafers. Limitations for ultrashallow junctions in bulk silicon CMOS; Types of SOI materials and...

  • Forget FINFets: Freescale Debuts the ITFet.  // Electronic News;12/12/2005, Vol. 51 Issue 50, pN.PAG 

    The article reports that Texas chipmaker Freescale Semiconductor will launch its inverted T channel-field effect transistor (ITFET) device. It includes information on the fabrication, features and performance capabilities of the device. It compares traditional complementary metal oxide...

  • Crolles2 withdrawal ups R&D costs of chip firms. Manners, David // Electronics Weekly;12/5/2007, Issue 2315, p1 

    The article reports that the cost of pulling out of the Crolles2 alliance to develop a core complementary metal oxide semiconductors (CMOS) process is starting to affect leading semiconductor companies. NXP Corp., Freescale Semiconductor Inc. and STMicroelectronics NV end their participation in...

  • Freescale Adds U.S. Presence to European R&D Program.  // Electronic News;7/4/2005, Vol. 51 Issue 27, pN.PAG 

    Reports that Freescale Semiconductor has joined NanoCMOS, an integrated project funded by the European Commission's Information Society Technologies Program, to accelerate the demonstration of the 45 nanometer complementary metal oxide semiconductors technology node. Other electronic companies...

  • CMOS evolution. Development limits. Jakubowski, A.; Łukasiak, L. // Materials Science (0137-1339);2008, Vol. 26 Issue 1, p5 

    Evolution of complementary metal oxide semiconductor (CMOS) technology is presented from the very first MOS transistors to state-of-the-art structures. Difficulties of scaling are discussed together with ways to overcome them. New options for silicon microelectronics (SOI technology and strain...

  • Experimental demonstration of a low-loss optical H-tree distribution using silicon-on-insulator microwaveguides. Vivien, L.; Lardenois, S.; Pascal, D.; Laval, S.; Cassan, E.; Cercus, J. L.; Koster, A.; Fédéli, J. M.; Heitzmann, M. // Applied Physics Letters;8/2/2004, Vol. 85 Issue 5, p701 

    The experimental demonstration of an optical H-tree distribution from one input to sixteen outputs compatible with the size of a microelectronic chip is reported. It is based on low-loss silicon-on-insulator rib submicron waveguides. Each branch is 1 cm long and includes four ultracompact T...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics