TITLE

NEC Debuts 55nm CMOS Technology

PUB. DATE
June 2006
SOURCE
Electronic News;6/19/2006, Vol. 52 Issue 25, p15
SOURCE TYPE
Trade Publication
DOC. TYPE
Article
ABSTRACT
The article reports on the launch of UX7LS by NEC Electronics America Inc., touting it as the industry's first 55nm standard CMOS process technology. The UX7LS process will be used to produce next-generation systems on chips with ultra-low power consumption. The process allows system-on-chips to consume less power and achieve the same performance as 45nm-based devices.
ACCESSION #
21405697

 

Related Articles

  • TRACKING PLL DESIGN THROUGH THE DECADES. Galloway, Jeff; COLE, ANDREW // EDN;7/14/2011, Vol. 56 Issue 13, p17 

    The author reflects on the importance of phase-locked loops (PLL) on current system-on-chip (SOC) integrated circuits. He presents a brief historical overview of the development of PLLs and the emerging interest on digital PLL over its analog version. Particular focus is also given to the...

  • LOW POWER DISSIPATION OF RING COUNTER USING DUAL SLEEP TRANSISTOR APPROACH. BALAJI, M.; KEERTHANA, B.; VARUN, K. // Journal on Electronics Engineering;Mar-May2014, Vol. 4 Issue 3, p9 

    In CMOS [Complementary Metal Oxide Semiconductor] integrated circuits design, scaling is challenged by higher power consumption. The significant growth in power dissipation has occurred mainly due to the higher clock speeds in addition to the smaller process geometries. The transistor packaging...

  • DESIGN OF ENERGY-EFFICIENT FULL ADDER USING HYBRID-CMOS LOGIC STYLE. Imtiaz, Mohammad Shamim; Suzon, Md Abdul Aziz; Rahman, Mahmudur // International Journal of Advances in Engineering & Technology;Jan2012, Vol. 1 Issue 6, p190 

    We present new designs for full adder featuring hybrid-CMOS design style. The quest to achieve a good-drivability, noise-robustness and low energy operations guided our research to explore hybrid-CMOS style design. Hybrid-CMOS design style utilizes various CMOS logic style circuits to build new...

  • FGMOS Based Voltage-Controlled Grounded Resistor. PANDEY, Rishikesh; GUPTA, Maneesha // Radioengineering;Sep2010, Vol. 19 Issue 3, p455 

    This paper proposes a new floating gate MOSFET (FGMOS) based voltage-controlled grounded resistor. In the proposed circuit FGMOS operating in the ohmic region is linearized by another conventional MOSFET operating in the saturation region. The major advantages of FGMOS based voltage-controlled...

  • A New Delay-Line Sharing Based CMOS Digital PWM Circuit. Yu-Cherng Hung; Kuei-Ching Tsai // International Journal of Advancements in Computing Technology;Oct2012, Vol. 4 Issue 18, p177 

    This paper presents a new circuit design for digital pulse-width modulators (DPWM). This method improves the structure of hybrid DPWM to a more compact architecture by utilizing the separation of MSB (most significant bit) and LSB (least significant bit) groups. In addition, a delay-line...

  • High-performance Optical Receivers Using Conventional Sub-micron CMOS Technology for Optical Communication Applications. Touati, F.; Douss, S.; Elfadil, N.; Nadir, Z.; Suwailam, M. B.; Loulou, M. // Journal of Applied Sciences;2007, Vol. 7 Issue 4, p559 

    A novel sub-micron total-CMOS common-gate Transimpedance Amplifier (TIA) has been designed for high-speed optical communication applications. This total-CMOS approach has given a tremendous flexibility in optimizing the circuit for high performance. The new design shows superior performance...

  • Conditional Precharge Dynamic Buffer Circuit. Kumar Pandey, Amit; Mishra, Vivek; Awadh Mishra, Ram; Kumar Nagaria, Rajendra; Rao Kandanvli, V. Krishna // International Journal of Computer Applications;2012, Vol. 60, p45 

    In this paper, footless domino logic buffer circuit is proposed. It minimizes redundant switching at the dynamic and the output nodes. This circuit passes propagation of precharge pulse to the dynamic node and avoids precharge pulse to the output node which saves power consumption. Simulation is...

  • Nanoelectromechanical Switches for Low-Power Digital Computing. Alexis Peschot; Chuang Qian; Tsu-Jae King Liu // Micromachines;2015, Vol. 6 Issue 8, p1046 

    The need for more energy-efficient solid-state switches beyond complementary metal-oxide-semiconductor (CMOS) transistors has become a major concern as the power consumption of electronic integrated circuits (ICs) steadily increases with technology scaling. Nano-Electro-Mechanical (NEM) relays...

  • Energy Efficient Signaling in Deep-submicron Technology. Imed Ben Dhaou, Lawrence T.; Parhi, Keshab K.; Tenhunen, Hannu // VLSI Design;Nov2002, Vol. 15 Issue 3, p563 

    In deep-submicron technology, global interconnect capacitances have started reaching several orders of magnitude greater than the intrinsic capacitances of the CMOS gates. The dynamic power consumption of a CMOS gate driving a global wire is the sum of the power dissipated due to (dis)charging...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics