TITLE

Solve ASIC routing problems in advanced silicon processes

AUTHOR(S)
Prophet, Graham
PUB. DATE
July 1999
SOURCE
EDN;07/22/99, Vol. 44 Issue 15, p20
SOURCE TYPE
Trade Publication
DOC. TYPE
Article
ABSTRACT
Introduces FlexRoute, a chip design high-level routing tool in Mountain View, California. Function of the product; Components of FlexRoute; Process by which FlexRoute operates; Development of the product by Synopsys.
ACCESSION #
2111287

 

Related Articles

  • SYNOPSYS UNVEILS USB 2.0 PHY IP FOR 45-NANOMETER PROCESS.  // Electro Manufacturing;May2008, Vol. 21 Issue 5, p8 

    The article evaluates the DesignWare USB 2.0 nanoPHY from Synopsis Inc.

  • Synopsys expands silicon library. Steffora, Ann // Electronic News;05/25/98, Vol. 44 Issue 2220, p32 

    Reports on Synopsys Inc.'s expansion of its silicon library offerings for the system-on-chip design market with the introduction of high-density standard cells, random access memory compilers and custom library services. Offerings from major companies in the market; Growth of the market; Key...

  • Device combines FPGA and custom logic blocks. Conner, Doug; Granville, Fran // EDN;8/15/96, Vol. 41 Issue 17, p19 

    Introduces the device, system-programmable gate arrays computer chips from Actel Corp. and Synopsys Inc. Capabilities of the device; Specifications; Applications.

  • Synthesis library yields optimized ICs. Maliniak, Lisa // Electronic Design;3/7/94, Vol. 42 Issue 5, p27 

    Features the Motorola Component Library of optimized integrated circuits developed by Motorola's Semiconductor Products Sector. Use of Synopsys' DesignWare Developer; Components included; Two implementations; Contact numbers for information.

  • Synopsys eyes verification snags.  // Electronic News;9/16/96, Vol. 42 Issue 2134, p34 

    Reports on the launching of Synopsys' Arkos system hardware emulator/simulation accelerator and Cyclone RTL cycle-based simulator. Aim of addressing design verification problems; Features and prices; Production shipments.

  • Synthesise, place, and then route to solve chip-layout problems. Prophet // EDN Europe;Dec99, Vol. 44 Issue 12, p12 

    Reports on the introduction of Physical Synthesis, a chip-design tool from Synopsis. Features; Applications; Compiler tool launched by Synopsis at the IP99 conference; Contact information.

  • Big Synopsys challenges formal verification market. Stefora, Ann // Electronic News;02/02/98, Vol. 44 Issue 2204, p6 

    Reports on Synopsys Inc.'s entry in the microchip verification equipment market. Shipment of verification tools made by the company; Development of an equivalence checking tool; Features of the company's verification equipment based on Formality architecture.

  • Synopsys Rolls Out New Verification Tool. Steffora, Ann // Electronic News;05/17/99, Vol. 45 Issue 20, p20 

    Focuses on the verification tool for integrated circuits developed by Synopsys Inc. Verification issues addressed by the tool; Target capacities for Cedar tool; Features of Cedar.

  • Compiler attempts to address the timing closure challenge. Ajluni, Cheryl // Electronic Design;01/24/2000, Vol. 48 Issue 2, p41 

    Focuses on Synopsys Inc.'s Physical Compiler software, which helps achieve timing closures with current complex integrated circuit designs. Uses of the software for front-end and back-end designers; Includes register-transfer-level-to-placed-gates capability; Elimination of the need for wire...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics