TITLE

Wi-Fi RFID SoC

PUB. DATE
May 2006
SOURCE
Portable Design;May2006, Vol. 12 Issue 5, p40
SOURCE TYPE
Periodical
DOC. TYPE
Article
ABSTRACT
The article presents information on G2 Microsystems' Wi-Fi RFID SoC. The G2C5O1 SoC designed for active RFID applications, supports the existing IEEE 802.11Wi-Fi network infrastructures. According to the company the chip's integrated support for multiple location technologies and environmental sensing coupled with very low power consumption enables a new class of REID tags for enterprise applications. Operating on the 2.4-GHz band, the chip uses the PHY/MAC standard and the integrated ISO 24730-2 emerging standard to enable asset tracking. Integrated sensor interfaces monitors various asset conditions.
ACCESSION #
21005151

 

Related Articles

  • Low-Power Wi-Fi Breakthrough Offers Active RFID And Location Services. Frenzel, Louis E. // Electronic Design;3/30/2006, Vol. 54 Issue 7, p32 

    The article evaluates the Wi-Fi active Radio Frequency Identification tag chip from G2 Microsystems and provides information on features and price.

  • The low-voltage limbo saga: Operating voltages continue to drop. Bursky, Dave // Electronic Design;10/22/98, Vol. 46 Issue 24, p65 

    Cites the emergence of new electronic circuit techniques and processes in reducing operating voltage and power drain. Sun Microelectronics Inc.'s UltraSPARC III; Leveraging of sub-threshold effects to create high-performance circuits; Schemes that use dual threshold voltage levels; Reduction of...

  • Power-On-Reset Schematic with Low-Voltage Flag Generation Circuitry with Build-in Initial State. Karachomakov, Angel Nikolaev // Annual Journal of Electronics;2010, Vol. 4 Issue 1, p69 

    With the advent of supply voltage scaling in integrated circuits design, the strict power supply monitoring is becoming an important issue for the designers to cope with. The restrictions, requirements and included features to state of the art Power -- On -- Reset circuits are getting more and...

  • Power politics. Donovan, John // Portable Design;Nov2006, Vol. 12 Issue 11, p4 

    The article reports on the competition between Electronic Design Automation (EDA) Cos. regarding creating low-power budget design products. The Cadence Design Systems Inc. had launched the Power Forward Initiative to develop integrated circuits Common Power Format (CPF) along with other seven...

  • RFID and 802 marriage targets asset-tracking systems. Wright, Maury // EDN Europe;May2006, Vol. 51 Issue 5, p20 

    The article focuses on how radio frequency identification systems (RFID) and IEEE 802.11 systems could be jointly used to trace assets. Many of RFID systems rely on short-range links between the ID tag and the reader. Executives of G2 Microsystems say that such short-range applications could not...

  • Minimizing Spurious Switching Activities with Transistor Sizing. Wr√≥blewski, Artur; Schimpfle, Christian V.; Schumacher, Otto; Nossek, Josef A. // VLSI Design;Oct2002, Vol. 15 Issue 2, p537 

    In combinatorial blocks of static CMOS circuits transistor sizing can be applied for delay balancing as to guarantee synchronously arriving signal slopes at the input of logic gates, thereby avoiding glitches. Since the delay of logic gates depends directly on transistor sizes, their variation...

  • Reduction of Power Dissipation in Dynamic BiCMOS Logic Gates by Transistor Reordering. Hasan, S.M. Rezaul; Wahab, Yufridin // VLSI Design;Oct2002, Vol. 15 Issue 2, p547 

    This paper explores the deterministic transistor reordering in low-voltage dynamic BiCMOS logic gates, for reducing the dynamic power dissipation. The constraints of load driving (discharging) capability and NPN turn-on delay for MOSFET reordered structures has been carefully considered....

  • The Study on Embedded Memory Circuit Design in Low-power SoC Chips for Mobile Systems. Ren Guocan; Wang Songliang; Shao Hua // International Journal of Advancements in Computing Technology;Jan2012, Vol. 4 Issue 1, p155 

    The most important characteristic is a battery of mobile communication system with high performance, low power consumption and small size. Small form factor, and realize the system chips (SoC) and 3 D die-stacking (3 D-IC) method is to use multiple-chip instead of traditional solutions....

  • Designing a Dual-band LNA for Wireless LAN Applications. Hasan-Abrar, Zulfa; Chow, Yut H. // Wireless Design & Development;Oct2005, Vol. 13 Issue 10, p24 

    Discusses the design and implementation of the monolithic microwave integrated circuit and module level circuitry of a dual-band low-noise amplifier that operates in the IEEE 802.11g/a bands. Features of a dual-band low-noise amplifier; Inductance value versus frequency and number of turns;...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics