TITLE

Tool for advanced chip designs

PUB. DATE
March 2006
SOURCE
Electronics Weekly;3/1/2006, Issue 2230, p24
SOURCE TYPE
Trade Publication
DOC. TYPE
Article
ABSTRACT
The article presents information on Chip Optimizer tool from Cadence Design Systems Inc. for advanced chip designs. It is used after place and route to help improve yield, manufacturability and performance in advanced designs. It also has interactive features for lithography-aware design for its Virtuoso platform.
ACCESSION #
20405845

 

Related Articles

  • Cadence enters Windows-based EDA market.  // Electronic News;11/6/95, Vol. 41 Issue 2090, p2 

    Looks at activities by Cadence Design Systems in the autumn of 1995. The company's move into the world of Windows by releasing a new version of its Allegro printed circuit board layout products for personal computer (PC)-using designers; Cadence's move into the software distribution market;...

  • Cadence ups simulation speed in tool.  // Electronics Weekly;9/17/2003, Issue 2115, p17 

    Cadence has announced a major update of Virtuoso, its custom chip design toolset, with faster simulation, and better links into the firm's databases. Virtuoso is aimed at designers of analogue, RF, memory and custom high speed digital chips. The firm is calling Virtuoso, its custom design...

  • EDA TOOLS.  // EDN;7/19/2007, Vol. 52 Issue 15, p95 

    The article evaluates the Virtuoso multi-mode-simulation platform Version 6.2 from Cadence Design Systems.

  • Cadence Looks to Regain Physical Share. Morrison, Gale // Electronic News;10/23/2000, Vol. 46 Issue 43, p14 

    Reports on the unveiling of Assura, a version of the physical verification and extraction tool suite, by Cadence Design Systems Inc. Details on the technology business of Cadence; Applications and functionality of the Assura tool; Price.

  • Cadence shows 4th generation product.  // Electronic News;1/22/96, Vol. 42 Issue 2100, p44 

    Introduces Cadence Design Systems FlexChip technology called Silicon Ensemble. Latest place-and-route product; Comments from President and Chief Executive Officer Joseph Costello; Product for designing multilayer integrated circuits (IC); Ease-of-use of channel approach applied to the...

  • Have CPU design skills, will travel.  // Electronic News;04/20/98, Vol. 44 Issue 2215, p4 

    Focuses on Cadence Design Systems' plan to shop its microprocessor design team around to some of the largest integrated circuit makers in the United States.

  • Integration Platform Approach Simplifies Design. Small, Chuck // Electronic News;11/22/99, Vol. 45 Issue 47, p36 

    Focuses on the use of the integration platform approach and strategy for coping with certain aspects of system-on-a-chip (SOC) hardware/software co-design and co-verification. Definition and meaning of an integration platform; Strategies for modeling in hardware/software co-design; Information...

  • Constraint-Driven High-Density-Interconnect Design Flow for PCB.  // Portable Design;Sep2008, Vol. 14 Issue 9, p40 

    The article evaluates the Cadence SPB 16.2 high-density interconnect technology from Cadence Design Systems Inc.

  • Imec & Cadence tapeout first test chip for 5-nm technologies.  // EDN Europe;Nov2015, p12 

    The article reports on the first tapeout announced by nano-electronics research center imec and Cadence Design Systems for a 5nm test chip using extreme ultraviolet and 193 immersion lithography in 2015.

Share

Read the Article

Courtesy of NEW JERSEY STATE LIBRARY

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics