TITLE

Cores lower entry cost for custom SOCs

AUTHOR(S)
Cravotta, Robert
PUB. DATE
March 2006
SOURCE
EDN;3/16/2006, Vol. 51 Issue 6, p22
SOURCE TYPE
Trade Publication
DOC. TYPE
Article
ABSTRACT
The article provides information on the Diamond Standard family of processor configurations of Tensilica which is based on the Xtensa architecture. Each core implements the Xtensa instruction-set architecture in a five-stage pipeline, 32-bit architecture. The family consists the 108Mini, a cacheless RISC-controller processor, which delivers lower power consumption than ARM7-based approaches. The price for the Diamond 108Mini is $75,000 for a single-use license with a royalty fee of 5 cents per core. Tensilica's XCC optimizing compiler and Eclipse-based Xplorer IDE support software development on these processors with a clock-cycle accurate, pipeline-modeled instruction-set simulator.
ACCESSION #
20235001

 

Related Articles

  • Always pause to question conventional wisdom. Van Name, Mark L.; Catchings, Bill // PC Week;4/3/95, Vol. 12 Issue 13, pN/10 

    Focuses on reduced instruction set computing (RISC) central processing units (CPU). Comparison with complex instruction set computing (CISC); Applications; Financial issues; Performance.

  • Reduced Instruction Set Computer.  // Network Dictionary;2007, p404 

    A definition of the term "reduced instruction set computer (RISC)" is presented. It refers to a type of microprocessor that recognizes a relatively limited number of instructions. RISCs can execute their instructions very fast because the instructions are so simple, RISC microprocessors require...

  • Coping with 32-bit code density. Kashiwagi, Yugo // Electronic Design;03/03/97 Supplement, Vol. 45 Issue 5, p49 

    Focuses on the development of an optimizing compiler and programming techniques at Hitachi Ltd. to reduce code density of a 32-bit RISc microprocessor. Common problems experienced upon the development of the compiler; Allocation of addresses to registers to reduce the number of address-load...

  • Microcontroller directs supply sequencing and control. Travis, Bill; DiBartolomeo, Joe // EDN;5/29/2003, Vol. 48 Issue 12, p73 

    With the proliferation of dual-voltage architectures and multiprocessor boards, even simple applications can require processor voltage. The challenge for power-supply designers is to consider each processor's timing and voltage requirements and assimilate these into a total system, ensuring that...

  • PowerPC.  // Network Dictionary;2007, p382 

    A definition of the term "PowerPC" is presented. It refers to a family of reduced instruction set computer (RISC) -based computer processors developed by IBM, Apple Computer and Motorola Corporation and used in IBM RS/6000 systems and Apple Macintosh computers. It is cited that these chips have...

  • Configurable Processors--Boon or Bane? Donovan, John // Portable Design;Jan2009, Vol. 15 Issue 1, p32 

    The article provides information on several configurable processors from different companies. It includes Tensilica Inc.'s Xtensa processor architecture, which was designed for use in application specific integrated circuits (ASIC) since it used the good reduced instruction set computing (RISC)...

  • New chips may become industry standard. Machlis, Sharon // Design News;6/11/90, Vol. 46 Issue 11, p27 

    The article reports on the reduced-instruction-set computing (RISC) chips. The RISC improves operating systems and memory speed that allows designers to rely less on hardware-based instruction. A RISC chip will run faster than a complex-instruction-set computing chip with the same processing...

  • Experiment Centric Teaching for Reconfigurable Processors. Lagadec, Loïc; Picard, Damien; Corre, Youenn; Lucas, Pierre-Yves // International Journal of Reconfigurable Computing;2011, p1 

    This paper presents a setup for teaching configware to master students. Our approach focuses on experiment and leaning-bydoing while being supported by research activity. The central project we submit to students addresses building up a simple RISC processor, that supports an extensible...

  • Untitled. Flaherty, Nick // Electronics Weekly;7/19/2006, Issue 2250, p21 

    The article reports about a new company in the microprocessor sector that has emerged with a portfolio of patents. The Moore Microprocessor Patent portfolio is named after Charles Moore, the inventor of the Forth programming language, rather than Gordon Moore of Intel. While some of the first...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics