TITLE

Ten years and counting

AUTHOR(S)
Donovan, John
PUB. DATE
November 2005
SOURCE
Portable Design;Nov2005, Vol. 11 Issue 11, p2
SOURCE TYPE
Periodical
DOC. TYPE
Article
ABSTRACT
The article mentions some of the major developments in portable electronic design during the decade since 1995. Cell phones and portable media players have become major development platforms themselves. In 2005 alone, six to seven million embedded processors were produced. Chips have become smaller and more complex. But the biggest change in electronic design during the decade may be in the field of radio frequency (RF). Most portable electronic devices contain one or more RF technologies built-in.
ACCESSION #
18947591

 

Related Articles

  • Test & Measurement World: Bridge software and hardware to accelerate SOC validation. Quinton, Brad // EDN Europe;Jun2012, p22 

    The article reports on why system-on-a-chip (SOC) debug and verification requires an understanding of hardware and software relationships. It is stated that SOCs (systems-on-a-chip) have progressed to the point where they now include a complex mix of software, firmware, embedded processors, GPUs...

  • A systematic approach to verifying FSMs. Sarwary, Shaker; Beaver, Michael A. // EDN;10/27/2005, Vol. 50 Issue 22, p87 

    This article presents information on finite-state machines (FSM) and discusses functional and implementation issues resulting from various FSM-design styles. Large systems on chips (SOC) comprise many FSM, which combine with data paths, memories, and other components. Although FSM are among the...

  • General Design for Test Guidelines for RF IC. Qi Fan // Journal of Electronic Testing;Feb2010, Vol. 26 Issue 1, p7 

    While the cost of silicon drops over years, the IC test cost basically stays flat. Hence, the percentage of the test cost in the overall chip cost increases significantly. For the total test cost, the RF test cost is a major contributor due to its tester requirement as well as the complexity of...

  • Using Stochastic Differential Equation for Verification of Noise in Analog/RF Circuits. Narayanan, Rajeev; Zaki, Mohamed H.; Tahar, Sofiène // Journal of Electronic Testing;Feb2010, Vol. 26 Issue 1, p97 

    Today's analog/RF design and verification face significant challenges due to circuit complexity, process variations and short market windows. In particular, the influence of technology parameters on circuits, and the issues related to noise modeling and verification still remain a priority for...

  • RECENT ADVANCES IN EDA SOFTWARE SOLUTIONS FOR IMPROVED RFIC DESIGN FLOWS. Miracco, Ted // Microwave Journal;Nov2003 Supplement, p12 

    Details the advancement of electronic design automation (EDA) software to streamline the radio frequency integrated circuit (RFIC) design process. Approach to EDA integration to provide accurate and reliable RFIC design; Radio frequency closure to complete the design process of wireless...

  • RF IC design flow can be a complicated endeavor. Johnson, Kurt // Portable Design;Jun2005, Vol. 11 Issue 6, p20 

    This article provides information about radio frequency integrated circuit (RFIC) design flow. The design flow of an RFIC needs to be based on an overarching methodology that deals with each design domain and subsequent integrations to serve as a blueprint to which any platform targeting custom...

  • DESIGNERS CAST A SKEPTICAL EYE ON MIXED-SIGNAL SOCs. Wilson, Ron // EDN;5/11/2006, Vol. 51 Issue 10, p48 

    This article highlights the growing skepticism among microprocessors designers about the future of system on chip (SOC) technology. SOC is the technology being used for tool integration in microprocessor design and development. The advance of SOC technology is made by vacuuming up all the...

  • HARDWARE IMPLEMENTATION OF A FAST FLOATING-POINT ADDER FOR EMBEDDED SYSTEMS. CETIN, ONURSAL; OLMEZ, EMRE; TEMURTAS, FEYZULLAH; KOKLUKAYA, ETEM // Electronics World;Jun2014, Vol. 120 Issue 1938, p16 

    The article presents a design for an Institute of Electrical and Electronics Engineers (IEEE) single precision floating-point adder for high precision calculations embedded systems. It provides an overview of the IEEE 754 standard which consists of three parts including sign S, exponent E and...

  • Supporting faulty banks in NUCA by NoC assisted remapping mechanisms. Chang, Kuei-Chung; Chen, Chen-Yu; Yu, Chin-Sheng; Chen, Ching-Wen // Journal of Supercomputing;Feb2014, Vol. 67 Issue 2, p305 

    The many-core SoC is a future trend technology, and the process yield will face many unpredictable challenges. Nonuniform cache architecture (NUCA) can improve the performance of many-core SoC for embedded systems. It embeds a NoC into the cache memory to enhance the data access by distributing...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics