TITLE

TimeLab unveils digital timing platform for PCs

PUB. DATE
October 2005
SOURCE
Portable Design;Oct2005, Vol. 11 Issue 10, p4
SOURCE TYPE
Periodical
DOC. TYPE
Article
ABSTRACT
The article focuses on the digital clock platform manufactured by Andover, Massachusetts-based TimeLab Corp. The electronic device employs a proprietary technology designed to replace the traditional analog phase-locked loop-based chips and crystals. The device integrates multiple synthesizers on a single chip, to allow designers to control and adjust clock frequencies to the requirements of a subsystem. The platform combines an integrated timing processor unit with associated timing control software. The TotalClock device measures the operating frequency of the oscillator and use the measurement to create precise digital waveforms. The platform enables system designers to simultaneously control and synchronize the slewing of multiple clocks across multiple frequencies, for reduced power consumption and increased over-clocking performance.
ACCESSION #
18705599

 

Related Articles

  • Digitally Controlled Oscillator with Novel Variable Capacitance NAND Gate. Kumar, Manoj; Arya, Sandeep K.; Pandey, Sujata // IUP Journal of Telecommunications;Nov2012, Vol. 4 Issue 4, p21 

    New Digitally Controlled Oscillator (DCO) structures based on delay cells with novel three-transistor NAND gate are presented in this paper. Two design approaches for new delay cell are presented. Three, five and seven-stage DCO is implemented with the first approach. Further, a four-bit...

  • Tracking PLL design through the decades. Galloway, Jeff; Cole, Andrew // EDN Europe;8/ 1/2011, p21 

    The article reports on the design of phase-locked loops (PLLs) through the years. It is said that PLLs are the most common types of analog/mixed-signal circuits on system-on-chip (SOC) integrated circuits. Today's SOCs are likely to integrate many types of PLLs and they are important companions...

  • A Frequency Synthesis of All Digital Phase Locked Loop. Saravanakumar, S.; Kirthika, N. // International Journal of Computer Science Engineering & Technolo;Mar2012, Vol. 2 Issue 3, p938 

    All Digital Phase locked loops (ADPLL) plays a major role in System on Chips (SoC). Many EDA tools are used to design such complicated ADPLLs. It operates on two modes such as frequency acquisition mode and phase acquisition mode. Frequency acquisition mode is faster compared to Phase...

  • Area and power efficient frequency divider for Zigbee frequency synthesiser. Sundhari, R. P. Meenaakshi; Jagadeeshwaran, C.; Nandhakumar, R. // Australian Journal of Electrical & Electronic Engineering;2014, Vol. 11 Issue 1, p7 

    This paper proposes an area and power efficient frequency divider used infrequency synthesisers, which operates in 2.4 GHz IEEE 802.15.4/ZigBee frequency band. The proposed frequency divider consists of a multi-modulus pre-scaler and integrated P&S counter. In order to reduce the power...

  • An LMI-Based Method for Reference Spur Reduction in Charge-Pump Phase-Locked Loops Containing Loop Delay. Chen, Yu-Cheng; Chang, Fan-Ren // Circuits, Systems & Signal Processing;Oct2012, Vol. 31 Issue 5, p1615 

    This paper presents a loop-filter design method for third-order charge-pump phase-locked loops containing the loop delay. This method is derived from a z-domain phase-locked loop model. For a given loop bandwidth, we employ ripple swing control and adjust the filter pole to improve the spur...

  • Analysis of Phase Noise Profile of a 1.1 GHz Phase-locked Loop. Handique, J.; Bezboruah, T. // Proceedings of the World Congress on Engineering & Computer Scie;Jul2013, Vol. 1, p1 

    We analyzed the phase noise of a 1.1 GHz phaselocked loop system for frequency synthesis. The system has been designed, fabricated and tested in the Instrumentation and Informatics Research Laboratory, Department of Electronics & Communication Technology, Gauhati University, Assam, INDIA....

  • Phase-locked loop system based on the digital filter with adapted parameters. Loginov, A.; Marychev, D.; Morozov, O.; Khmelev, S. // Journal of Communications Technology & Electronics;Nov2012, Vol. 57 Issue 11, p1181 

    The phase-locked loop system based on a controlled phase detector-a digital filter with adapted parameters-has been proposed. The algorithm for adapting filter parameters has been developed. The statistical characteristics of operation of the system are investigated under the action of an...

  • Wolfson architecture locks on to bad quality S/PDIF signal and turns it good. Bush, Steve // Electronics Weekly;5/23/2007, Issue 2289, p10 

    The article reports on the creation of an architecture by Edinburgh-based Wolfson Microelectronics Ltd. that would scrub jitter from Sony/Philips Digital Interface (S/PDIF) digital serial data screams. The WM8804 and WM8805 chips include in the new architecture of the company. Wolfson uses an...

  • Voltage-Controlled Ring Oscillator for Low Phase Noise Application.  // International Journal of Computer Applications;Jan2011, Vol. 14, p23 

    The article focuses on voltage-controlled ring oscillator (VCO) as the an important building blocks in digital and analog circuits. It mentions the conventional ring oscillator based VCO which uses variable bias currents in controlling its oscillation frequency, wherein smaller bias current...

Share

Read the Article

Courtesy of NEW JERSEY STATE LIBRARY

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics