TITLE

SMA: A Self-Monitored Adaptive Cache Warm-Up Scheme for Microprocessor Simulation

AUTHOR(S)
Luo, Yue; John, Lizy; Eeckhout, Lieven
PUB. DATE
October 2005
SOURCE
International Journal of Parallel Programming;Oct2005, Vol. 33 Issue 5, p561
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
This paper presents an adaptive technique for warming up caches in sampled microprocessor simulation. The simulator monitors the warm-up process of the caches and decides when the caches are warmed up based on simple heuristics. This mechanism allows the warm up length to be adaptive to cache sizes and benchmark variability characteristics. With only half or one-third of the average warm-up length of previous methods, the proposed Self-Monitored Adaptive (SMA) warm-up technique achieves CPI results very similar to previous methods. On average SMA exhibits only 0.2% warm-up error in CPI. For simulating small caches, the SMA technique can reduce the warm-up overhead by an order of magnitude compared to previous techniques. Finally, SMA gives the user some indicator of warm-up error at the end of the cycle-accurate simulation that helps the user to gauge the accuracy of the warm-up.
ACCESSION #
18458680

 

Related Articles

  • The Significance of Memory Costs in Answer Set Solver Implementation. BRAIN, MARTIN; DE VOS, MARINA // Journal of Logic & Computation;Aug2009, Vol. 19 Issue 4, p615 

    Implementation costs linked to processor memory subsystems (cache miss costs, stalls due to bandwidth limits, etc.) have been shown to be a factor in the performance of a variety of declarative programming tools. This article investigates their impact on answer set solvers and the factors that...

  • Xenon Radon ML24A.  // Australian Personal Computer;Apr2004, Vol. 24 Issue 4, p95 

    Xenon is the only vendor which managed a dual-CPU server under the $2,000 price cap. Dual 2.4GHz Xeon processors are used in Radon ML24A on a motherboard based on Intel's E7501 chipset, making the Radon one of the most powerful servers in the line-up. Diagnostic programs indicated that the dual...

  • TECH TERMS.  // Australian PC User;Apr2004, Vol. 16 Issue 4, p34 

    Lists several terms associated with microprocessors. DirectX 9; Frontside bus; Heatsink; Level 2 cache.

  • Move over...here comes the memory. Manners, David // Electronics Weekly;10/9/2002, Issue 2071, p30 

    Discusses the effect of big on-chip memory, which increases the chip's performance, on microprocessor architectures. Core speed of on-die cache; Opinion of several companies regarding the phenomenon; Reason for the increasing memory size has not created headroom issues for chip designers.

  • Storage caching speeds file movement. Sadalgi, Shreyas // Network World;5/5/2003, Vol. 20 Issue 18, p29 

    Reports on the use of storage-caching devices. Design of the system; Advantages of using the device; capabilities and applications of the device. INSET: Storage caching.

  • Cache cachet. Weinberg, Neal // Network World;05/10/99, Vol. 16 Issue 19, p101 

    Suggests the use of the Web-caching appliance. Capabilities of the appliance; Market forecast; Advantages offered by web-caching; Limitations of cache appliances; Caching appliance manufacturers. INSET: What is network-level Web caching?.

  • Using the First-Level Caches as Filters to Reduce the Pollution Caused by Speculative Memory References. Mutlu, Onur; Kim, Hyesoon; Armstrong, David; Patt, Yale // International Journal of Parallel Programming;Oct2005, Vol. 33 Issue 5, p529 

    High-performance processors employ aggressive branch prediction and prefetching techniques to increase performance. Speculative memory references caused by these techniques sometimes bring data into the caches that are not needed by correct execution. This paper proposes the use of the...

  • On Generating Set Index Functions for Randomized Caches. Vandierendonck, Hans; de Bosschere, Koen // Computer Journal;2004, Vol. 47 Issue 2, p245 

    Caches hide the growing latency of accesses to the main memory from the processor by storing the most recently used data on-chip. To limit the search time through the caches, they are organized in a direct mapped or set-associative way. Such an organization introduces many conflict misses that...

  • TECH TERMS.  // Australian PC User;Dec2003, Vol. 15 Issue 12, p30 

    Features several terminologies related to microprocessors. Chipset; Dual-channel DDR; Frames per second; Level 2 cache.

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics