Challenge of real time in-system programmability

Hands, Gordon
August 2005
Portable Design;Aug2005, Vol. 11 Issue 8, p22
The article discusses challenges of real time in-system programmability. Many designers arc developing systems in which the programmable logic devices (PLDs) are updated in real time during equipment operation. Often, the equipment is connected to a communications link, and updated data and commands are issued via that link. In other cases, a disk or other media provide the update information. Either approach provides the ability to update logic in the field, a capability that can be utilized in a variety of ways, including fixing bugs that only become clear after the product has shipped. Equally important, however, these techniques provide a simple means of responding to changes in standards and to add features and capabilities in pay-for-service environments.


Related Articles

  • CPLD automatically powers itself off. Camarota, Rafael // EDN;4/13/2006, Vol. 51 Issue 8, p97 

    The article focuses on the ability of complex programmable-logic devices (CPLD) to automatically shutdown and conserve battery power. An illustration shows how one can add a few discrete components to a CPLD in order to implement a battery-powered system's power-down circuit. An external...

  • TRENDS SHAPING THE FPGA INDUSTRY. Cabel, Denice // EDN;11/9/2006, Vol. 51 Issue 23, p82 

    The article focuses on the trends shaping the field programmable gate arrays (FPGA) industry. FPGA have continued to penetrate new markets and served as the heart of electronic systems. It was estimated that the value of worldwide FPGA shipments will increase by 2010. Revenue will mainly come...

  • MathStar Adds to Library.  // Electronic News;7/17/2006, Vol. 52 Issue 29, p29 

    This article states that programmable logic upstart, MathStar, has introduced a JPEG 2000 encoder core for its field programmable object array (FPOA) device. MathStar's FPOAs are a new class of programmable logic devices that offer better performance than field programmable gate arrays at a...

  • Evaluating Different Solutions to Design Fault Tolerant Systems with SRAM-based FPGAs. L. Sterpone; M. Sonza Reorda; M. Violante; F. Kastensmidt; L. Carro // Journal of Electronic Testing;Feb2007, Vol. 23 Issue 1, p47 

    Abstract??The latest SRAM-based FPGA devices are making the development of low-cost, high-performance, re-configurable systems feasible, paving the way for innovative architectures suitable for mission- or safety-critical applications, such as those dominating the space or avionic fields....

  • A Test Procedure for Boundary Scan Circuitry in PLDs and FPGAs. Al-Khalifa, Bashar // International Arab Journal of Information Technology (IAJIT);Apr2010, Vol. 7 Issue 2, p124 

    A test procedure for testing mainly the boundary scan cells, and testing partially the test access port controller in programmable logic devices, and field programmable gate array devices, is suggested. The test procedure involves; the configuration of programmable logic devices or field...

  • Abracadabra: making system interconnect disappear with FPGAs. Turudic, Andy // EDN Europe;Oct2006, Vol. 51 Issue 10, p52 

    The article provides information in making system interconnect disappear using field programmable gate arrays (FPGAs). It presents advanced signal-conditioning techniques, which are available in high-end FPGAs, that will appear rather mundane in the coming decades, particularly as device speeds...

  • Reconfigurable Backplane Eases Process-Control Design. Wong, William // Electronic Design;10/28/2004, Vol. 52 Issue 24, p38 

    The article presents information on the CompactRIO system which is available with 1M- and 3M-cell FPGAs, by National Instruments Corp. The company supplies a range of process control and monitoring modules in addition to processor modules. The latter include the 200-MHz Pentium-based cRIO-9002...

  • Accurate dynamic power model for FPGA based implementations. Najoua, Chalbi; Mohamed, Boubaker; Hedi, Bedoui Mohamed // International Journal of Computer Science Issues (IJCSI);Mar2012, Vol. 9 Issue 2, p84 

    This paper presents an accurate field programmable gate array (FPGA) of analytical dynamic power models for basic operators at the RTL (Register Transfer Level) level. The models are based on the frequency, the activity rate and the input precision by using the Xpower tool in the presence of the...

  • Counting on gate counts? Don't count on it. Dipert, Brian // EDN;08/03/98, Vol. 43 Issue 16, p52 

    Offers advice which can by utiliuzed when selecting complex- programmable logic device (CPLDs) and field programmable gate arrays (FPGAs). Use of a programmable AND and fixed OR architecture by CPLDs; Advantages of CPLDs and FPGAs; Reference to the QuickLogic which offers the free Web-based...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics