Ultrasensitive mass sensor fully integrated with complementary metal-oxide-semiconductor circuitry

Forsen, E.; Abadal, G.; Ghatnekar-Nilsson, S.; Teva, J.; Verd, J.; Sandberg, R.; Svendsen, W.; Perez-Murano, F.; Esteve, J.; Figueras, E.; Campabadal, F.; Montelius, L.; Barniol, N.; Boisen, A.
July 2005
Applied Physics Letters;7/25/2005, Vol. 87 Issue 4, p043507
Academic Journal
Nanomechanical resonators have been monolithically integrated on preprocessed complementary metal-oxide-semiconductor (CMOS) chips. Fabricated resonator systems have been designed to have resonance frequencies up to 1.5 MHz. The systems have been characterized in ambient air and vacuum conditions and display ultrasensitive mass detection in air. A mass sensitivity of 4 ag/Hz has been determined in air by placing a single glycerine drop, having a measured weight of 57 fg, at the apex of a cantilever and subsequently measuring a frequency shift of 14.8 kHz. CMOS integration enables electrostatic excitation, capacitive detection, and amplification of the resonance signal directly on the chip.


Related Articles

  • Low-Jitter 0.1-to-5.8 GHz Clock Synthesizer for Area-Efficient Per-Port Integration. Molavi, Reza; Djahanshahi, Hormoz; Zavari, Rod; Mirabbasi2, Shahriar // Journal of Electrical & Computer Engineering;2013, p1 

    Phase-locked loops (PLLs) employing LC-based voltage-controlled oscillators (LC VCOs) are attractive in low-jitter multigigahertz applications. However, inductors occupy large silicon area, and moreover dense integration of multiple LC VCOs presents the challenge of electromagnetic coupling...

  • Physics of Deep Submicron CMOS VLSI. Buss, Dennis D. // AIP Conference Proceedings;2005, Vol. 772 Issue 1, p1591 

    The Integrated Circuit (IC) was invented in 1958, and modern CMOS was invented in 1980. The semiconductor physics that underlies the IC was discovered in the early part of the past century, and, by the early 60’s, it was simplified and codified such that it could be used by engineers to...

  • A modified prefix operator well suited for area-efficient brick-based adder implementations. Rust, I.; Noll, T. G. // Advances in Radio Science;2011, Vol. 9, p289 

    The implementation of integrated circuits becomes more and more difficult in the Ultra-Deep-Submicron regime due to sub-wavelength lithography issues. An approach called Brick-Based Design was recently proposed to eliminate the disadvantages of staying with the classical approach to layout...

  • NEW DESIGN METHODOLOGIES FOR HIGH PERFORMANCE RF CMOS. Vye, David; Kim, Sean; Soung Ho Myoung; Yun, Jason; Jeung, Charlie // Microwave Journal;Nov2006, Vol. 49 Issue 11, p148 

    The article discusses several innovative design methodologies for high-performance radio frequency (RF) complementary metal oxide semiconductors (CMOS) in 2006. It includes information on passive component modeling and synthesis, on-chip component coupling and tool requirements for...

  • A temperature compensation circuit within constant current charging cycle. Liao Yongbo; Wang Yanhu; Yang Ming // Applied Mechanics & Materials;2014, Issue 513-517, p4589 

    A CMOS temperature compensation circuit within constant current charging cycle is proposed in the paper. The circuit is composed by a positive temperature coefficient current source, a current source with zero temperature coefficient and a relevant operational circuit, and can make balance...

  • Reprogrammable Electronic "Fuses" Leverage CMOS Logic Processes. Bursky, Dave // Electronic Design;3/3/2005, Vol. 53 Issue 5, p28 

    The article reports that the chip designers can now arm themselves with a multipletime- programmable (MTP) fuse that is manufacturable via standard CMOS logic processes. Unlike several one-time-programmable (OTP) technologies available, the AEFuse from Impinj Inc. can be reprogrammed up to 1000...

  • Low Power Full Adder Using 8T Structure. Bazzazi, Amin; Mahini, Alireza; Jelini, Jelveh // International MultiConference of Engineers & Computer Scientists;2012, Vol. 2, p1 

    A low power and high performance 1-bit full adder cell is proposed. The 8T Full Adder technique has been used for the generation of XOR function. Twelve state-of-theart 1-bit full adders and one proposed full adder are simulated with HSPICE using 0.18μm CMOS Technology at 1.8V supply voltage....

  • 2m usable gates in structured Asic.  // Electronics Weekly;3/23/2005, Issue 2186, p23 

    The article reports that NEC Electronics Inc. is offering up to two million usable gates in structured application specific integrated circuits (Asics) fabricated on the firm's O.l5pm complementary metal oxide semiconductors process. It also offers 2.6Mbit of embedded memory and a system clock...

  • Cobalt Oxide Nanosheet and CNT Micro Carbon Monoxide Sensor Integrated with Readout Circuit on Chip. Ching-Liang Dai; Yen-Chi Chen; Chyan-Chyi Wu; Chin-Fu Kuo // Sensors (14248220);2010, Vol. 10 Issue 3, p1753 

    The study presents a micro carbon monoxide (CO) sensor integrated with a readout circuit-on-a-chip manufactured by the commercial 0.35 μm complementary metal oxide semiconductor (CMOS) process and a post-process. The sensing film of the sensor is a composite cobalt oxide nanosheet and carbon...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics