TITLE

Dislocation-free strained silicon-on-silicon by in-place bonding

AUTHOR(S)
Cohen, G. M.; Mooney, P. M.; Paruchuri, V. K.; Hovel, H. J.
PUB. DATE
June 2005
SOURCE
Applied Physics Letters;6/20/2005, Vol. 86 Issue 25, p251902
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
In-place bonding is a technique where silicon-on-insulator (SOI) slabs are bonded by hydrophobic attraction to the underlying silicon substrate when the buried oxide is undercut in dilute HF. The bonding between the exposed surfaces of the SOI slab and the substrate propagates simultaneously with the buried oxide etching. As a result, the slabs maintain their registration and are referred to as “bonded in-place”. We report the fabrication of dislocation-free strained silicon slabs from pseudomorphic trilayer Si/SiGe/SOI by in-place bonding. Removal of the buried oxide allows the compressively strained SiGe film to relax elastically and induce tensile strain in the top and bottom silicon films. The slabs remain bonded to the substrate by van der Waals forces when the wafer is dried. Subsequent annealing forms a covalent bond such that when the upper Si and the SiGe layer are removed, the bonded silicon slab remains strained.
ACCESSION #
17636619

 

Related Articles

  • Influence of oxygen implantation conditions on the properties of a high-temperature-annealed silicon-on-insulator material. Golanski, A.; Perio, A.; Grob, J. J.; Stuck, R.; Maillet, S.; Clavelier, E. // Applied Physics Letters;11/24/1986, Vol. 49 Issue 21, p1423 

    A silicon-on-insulator (SOI) structure was formed by implanting 150 keV O+ ions into a single-crystal, n-type Si. The substrate temperature during implantation, Ti, was regulated within the range of 450–750 °C. Implanted samples were subsequently annealed at 1300 °C for 2–5 h...

  • NONCONTACT FRICTION. Schewe, Phillip F. // Physics Today;Nov2003, Vol. 56 Issue 11, p9 

    Reports on the application of photon tunneling in noncontact friction. Similarity between noncontact friction and van der Waals force; Study on the technique to enhance van der Waals friction.

  • Inclusion of Corrections of the Highest Order of Smallness in the Van der Waals Capillarity Theory. Baidakov, V.; Boltachev, G. // High Temperature;Jul2005, Vol. 43 Issue 4, p538 

    An extended version of the Van der Waals capillarity theory is suggested, which describes the liquid-vapor interface in the temperature range from the triple to critical point. A model functional of thermodynamic potential of a two-phase Lennard-Jones system is suggested, which takes into...

  • Parametrization of the hybrid potential for pairs of neutral atoms. Cahill, K. // European Physical Journal D -- Atoms, Molecules, Clusters & Opti;Sep2007, Vol. 44 Issue 3, p459 

    The hybrid form is a combination of the Rydberg potential and the London inverse-sixth-power energy. It is accurate at all relevant distance scales and simple enough for use in all-atom simulations of biomolecules. One may compute the parameters of the hybrid potential for the ground state of a...

  • Restricted Three Body Problems at the Nanoscale. Yue Chan; Thamwattana, Ngamta; Hill, James M. // Few-Body Systems;Nov2009, Vol. 46 Issue 4, p239 

    In this paper, we investigate some of the classical restricted three body problems at the nanoscale, such as the circular planar restricted problem for three C60 fullerenes, and a carbon atom and two C60 fullerenes. We model the van der Waals forces between the fullerenes by the...

  • On the origin of two-dimensional electron gas states at the surface of topological insulators. Menshchikova, T.; Eremeev, S.; Chulkov, E. // JETP Letters;Sep2011, Vol. 94 Issue 2, p106 

    The ab initio calculations of the electronic structure in the bulk and at the (0001) surface of narrow-band BiSe, SbTe, SbSTe, and SbSeTe semiconductors have been performed. It has been shown that ternary compounds SbSTe and SbSeTe, as well as the previously known compounds BiSe and SbTe, are...

  • SOI Industry Consortium stalks the "green thing.". WILSON, RON // EDN;8/20/2009, Vol. 54 Issue 16, p6 

    The author focuses on the semiconductor industry's efforts to contribute to the greener environment movement. Particular focus is given to the "Simply Greener" initiative by the Silicon -On-Insulator (SOI) Industry Consortium where the advantages of silicon-on-insulator (SOI) applications, such...

  • A High Frequency Compact Noise Model for Double-Gate MOSFET Devices. Lázaro, A.; Cerdeira, A.; Nae, B.; Estrada, M.; Iñíguez, B. // AIP Conference Proceedings;4/23/2009, Vol. 1129 Issue 1, p577 

    Silicon-on-Insulator (SOI) MOSFETs based on multiple gate structures are excellent candidates to become an alternative to conventional bulk technologies. These devices could be used for high-frequency applications due to the significant increase in the transition frequency fT. We present compact...

  • Thinning of silicon-on-insulator wafers by numerically controlled plasma chemical vaporization machining. Mori, Yuzo; Yamamura, Kazuya; Sano, Yasuhisa // Review of Scientific Instruments;Apr2004, Vol. 75 Issue 4, p942 

    Silicon-on-insulator (SOI) wafers are semiconductor substrates that can be used in next-generation high-speed and low-power devices. An ultrathin SOI wafer with a SOI layer of less than 20 nm is required for the dynamic random access memory half-pitch node of 100 nm or lower. In this report, the...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics