TITLE

Relaxation processes in strained Si layers on silicon-germanium- on-insulator substrates

AUTHOR(S)
Hirashita, Norio; Sugiyama, Naoharu; Toyoda, Eiji; Takagi, Shin-ichi
PUB. DATE
May 2005
SOURCE
Applied Physics Letters;5/30/2005, Vol. 86 Issue 22, p221923
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
Misfit defects in strained Si layers on silicon-germanium-on-insulator (SGOI) substrates were studied using transmission electron microscopy. With increasing strained-layer thickness, stacking faults with 90° Shockley partial dislocations at strained-Si–SiGe interfaces are found to be increasingly formed in the strained Si layers, extending from the surface to the interface. This fact indicates that generation and glide on {111} planes of the 90° partial dislocations are responsible for the relaxation of the cumulative tensile strain in strained Si layers on SGOI substrates.
ACCESSION #
17249902

 

Related Articles

  • Crystallographic orientation engineering in silicon-on-insulator substrates. Signamarcheix, T.; Biasse, B.; Papon, A.-M.; Nolot, E.; Mazen, F.; Leveneur, J.; Faynot, O.; Clavelier, L.; Ghyselen, B. // Applied Physics Letters;6/28/2010, Vol. 96 Issue 26, p262111 

    A bilayer silicon-on-insulator film was engineered to locally convert the crystallographic orientation from (100) to (110). The initial bilayer film is composed of a first 50 nm thick (110) oriented Si surface layer, above a second 20 nm thick (100) oriented Si underlayer. The bilayer film was...

  • Characterization of 7-nm-thick strained Ge-on-insulator layer fabricated by Ge-condensation technique. Nakaharai, Shu; Tezuka, Tsutomu; Sugiyama, Naoharu; Moriyama, Yoshihiko; Takagi, Shin-ichi // Applied Physics Letters;10/27/2003, Vol. 83 Issue 17, p3516 

    A strained Ge-on-insulator (GOI) structure with a 7-nm-thick Ge layer was fabricated for applications to high-speed transistors. The GOI layer was formed by thermal oxidation of a strained SiGe layer grown epitaxially on a silicon-on-insulator (SOI) wafer. In transmission electron microscopy...

  • Influence of oxygen implantation conditions on the properties of a high-temperature-annealed silicon-on-insulator material. Golanski, A.; Perio, A.; Grob, J. J.; Stuck, R.; Maillet, S.; Clavelier, E. // Applied Physics Letters;11/24/1986, Vol. 49 Issue 21, p1423 

    A silicon-on-insulator (SOI) structure was formed by implanting 150 keV O+ ions into a single-crystal, n-type Si. The substrate temperature during implantation, Ti, was regulated within the range of 450–750 °C. Implanted samples were subsequently annealed at 1300 °C for 2–5 h...

  • Damage and recovery in boron doped silicon on insulator layers after high energy Si+ implantation. Ferri, M.; Solmi, S.; Nobili, D.; Armigliato, A. // Journal of Applied Physics;8/1/2006, Vol. 100 Issue 3, p033711 

    The effects of 2 MeV Si+ implantation on silicon-on-insulator layers uniformly doped with B at concentrations 1.0 and 1.8×1020 cm-3, and the kinetics of damage recovery were investigated by carrier density, mobility measurements, and transmission electron microscopy (TEM) observations. High...

  • Ultrahigh speed germanium-on-silicon-on-insulator photodetectors for 1.31 and 1.55 μm operation. Rouvière, M.; Vivien, L.; Le Roux, X.; Mangeney, J.; Crozat, P.; Hoarau, C.; Cassan, E.; Pascal, D.; Laval, S.; Fédéli, J.-M.; Damlencourt, J.-F.; Hartmann, J. M.; Kolev, S. // Applied Physics Letters;12/5/2005, Vol. 87 Issue 23, p231109 

    We report the fabrication and the characterization of interdigited metal-germanium on silicon metal photodetectors (metal-semiconductor-metal or MSM) for operation at both optical telecommunication wavelengths: 1.31 and 1.55 μm. Femtosecond impulse and frequency experiments have been carried...

  • Strained Engineered Substrates: sSOI and Beyond. Fitzgerald, E. A. // Solid State Technology;Sep2006, Vol. 49 Issue 9, Special section p5 

    The article discusses about strained engineered substrates for future silicon technology. Strained silicon germanium metal oxide semiconductor (MOS) field-effect transistor channel increases negative-channel MOS drive currents by a factor of 2 and positive-channel MOS currents by 10. Strained...

  • Microstructural characterization of nitrogen-implanted silicon-on-insulator. Chang, P.-H.; Slawinski, C.; Mao, B.-Y.; Lam, H. W. // Journal of Applied Physics;1/1/1987, Vol. 61 Issue 1, p166 

    Presents the results of a study of the nitrogen-implanted buried nitride silicon-on-insulator structure based on cross-sectional transmission electron microscopy technique. Steps in which the crystallization of the amorphous layer in the higher dose cases was shown to happen; Changes that...

  • Universal three-way few-electron switch using silicon single-electron transistors. Jin He; Durrani, Zahid A. K.; Ahmed, Haroon // Applied Physics Letters;7/12/2004, Vol. 85 Issue 2, p308 

    A three-way few-electron switch is implemented using bidirectional electron pumps in silicon-on-insulator material. The switch consists of three branches defined by single-electron transistors, connected to a central node. Any combination of two single-electron transistors forms a bidirectional...

  • Lateral encroachment of Ni-silicides in the source/drain regions on ultrathin silicon-on-insulator. Seger, J.; Hellström, P.-E.; Lu, J.; Malm, B. G.; von Haartman, M.; Östling, M.; Zhang, S.-L. // Applied Physics Letters;6/20/2005, Vol. 86 Issue 25, p253507 

    Lateral growth of Ni silicide towards the channel region of metal-oxide-semiconductor transistors (MOSFETs) fabricated on ultrathin silicon-on-insulator (SOI) is characterized using SOI wafers with a 20-nm-thick surface Si layer. With a 10-nm-thick Ni film for silicide formation, p-channel...

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics