Charge-trapping device structure of SiO2/SiN/high-k dielectric Al2O3 for high-density flash memory

Chang-Hyun Lee; Sung-Hoi Hur; You-Cheol Shin; Jeong-Hyuk Choi; Dong-Gun Park; Kinam Kim
April 2005
Applied Physics Letters;4/11/2005, Vol. 86 Issue 15, p152908
Academic Journal
We present a device structure of SiO2/SiN/Al2O3 (SANOS). The use of a high-k dielectric material, specially Al2O3, in the blocking oxide concentrates the electric fields across the tunnel oxide and SiN, and releases it across the blocking oxide under program and erase mode. This effect leads to lower program and erase voltage as well as faster erase speed than the conventional SiO2/SiN/SiO2 (SONOS) device. Moreover, it is shown that the fast erase operation is performed even at a thicker tunnel oxide over 30 Ã… where the hole direct tunneling current through the tunnel oxide is reduced significantly and thus the SANOS device has the excellent bake retention.


Related Articles

  • Dependence of charge trapping and tunneling on the silicon-nitride (Si3N4) thickness for tunnel barrier engineered nonvolatile memory applications. Myung-Ho Jung; Kwan-Su Kim; Goon-Ho Park; Won-Ju Cho // Applied Physics Letters;2/2/2009, Vol. 94 Issue 5, pN.PAG 

    Charge trapping and tunneling characteristics of silicon-nitride (Si3N4) layer with various thicknesses were investigated for applications of tunnel barrier engineered nonvolatile memory (NVM). A critical thickness of Si3N4 layer for suppressing the charge trapping and enhancing the tunneling...

  • Technique to improve performance of Al2O3 interpoly dielectric using a La2O3 interface scavenging layer for floating gate memory structures. Jayanti, Srikant; Xiangyu Yang; Lichtenwalner, Daniel J.; Misra, Veena // Applied Physics Letters;3/1/2010, Vol. 96 Issue 9, p092905 

    A technique of scavenging the SiO2 interfacial layer (IL) to improve the electrical performance of Al2O3 as the interpoly dielectric for flash memories has been studied. Scavenging was performed by the reaction of a thin La2O3 layer with the native oxide to form a high-κ lanthanum silicate....

  • Charge transport and trapping in silicon nitride-silicon dioxide dielectric double layers. Manzini, S.; Volonté, F. // Journal of Applied Physics;12/1/1985, Vol. 58 Issue 11, p4300 

    Studies charge transport and trapping in silicon nitride-silicon dioxide dielectric double layers. Experimental details; Details on charge trapping; Conclusion.

  • High quality atomic-layer-deposited ultrathin Si-nitride gate dielectrics with low density of interface and bulk traps. Nakajima, Anri; Khosru, Quazi D. M.; Yoshimoto, Takashi; Kasai, Tetsurou; Yokoyama, Shin // Applied Physics Letters;7/14/2003, Vol. 83 Issue 2, p335 

    Interface trap and bulk trap densities of atomic-layer-deposited (ALD) Si-nitride dielectrics have been evaluated by bipolar-voltage-pulse-induced current and electrical-stress-induced (leakage-current measurements, respectively. In comparison with the conventional SiO[SUB2] dielectrics,...

  • Low-temperature formation of silicon nitride gate dielectrics by atomic-layer deposition. Nakajima, Anri; Yoshimoto, Takashi; Kidera, Toshirou; Yokoyama, Shin // Applied Physics Letters;7/30/2001, Vol. 79 Issue 5 

    Thin (equivalent oxide thickness T[sub eq] of 2.4 nm) silicon nitride layers were deposited on Si substrates by an atomic-layer-deposition (ALD) technique at low temperatures (<550 °C). The interface state density at the ALD silicon nitride/Si-substrate interface was almost the same as that...

  • Hole trapping due to anode hole injection in thin tunnel gate oxides in memory devices... Samantha, Piyas // Applied Physics Letters;11/8/1999, Vol. 75 Issue 19, p2966 

    Studies hole trapping characteristics in thin thermally grown silicon dioxide in flash memory device with n-type floating polycrystalline silicon gate under the Fowler-Nordheim constant current and voltage stress. Evidence that constant voltage stress degrades the gate oxide quality faster than...

  • Charge transport in dielectrics by tunneling between traps. Nasyrov, K.; Gritsenko, V. // Journal of Experimental & Theoretical Physics;Jun2011, Vol. 112 Issue 6, p1026 

    The theory of charge transport in dielectrics by tunneling between traps is developed. In contrast to the Frenkel model, traps in silicon nitride are characterized by two energies, optical and thermal ones, and ionization occurs by the multiphonon mechanism. The theory predicts that tunneling...

  • Dual dielectric tunnel barrier in silicon-rich silicon nitride charge-trap nonvolatile memory. Kim, Eunkyeom; Yim, Taekyung; An, Seungman; Cho, Won-Ju; Park, Kyoungwan // Applied Physics Letters;11/29/2010, Vol. 97 Issue 22, p222107 

    We investigated a tunnel barrier with dual (SiO2 and SiNx) dielectric layers in charge-trap nonvolatile memories to improve the program/erase speed and charge retention characteristics. Threshold voltage shift measurements performed for various stress voltages and time durations revealed that...

  • Spectrally enhanced light emission from aperiodic photonic structures. Dal Negro, L.; Yi, J. H.; Nguyen, V.; Yi, Y.; Michel, J.; Kimerling, L. C. // Applied Physics Letters;6/27/2005, Vol. 86 Issue 26, p261905 

    Light-emitting silicon-rich, SiNx/SiO2 Thue-Morse (T-M) multilayer structures have been fabricated in order to investigate the generation and transmission of light in strongly aperiodic deterministic dielectrics. Photoluminescence and optical transmission data experimentally demonstrate the...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics