May 2005
Multichannel News;5/23/2005, Vol. 26 Issue 21, p83
Focuses on the simulcast edge processor developed by RGB Networks Inc. based on its video intelligence architecture. Features of the processor; Views of Adam Tom, CEO of the company, on the processor; Perception of Ramin Farassat, director of product marketing of the company, on digital simulcast.


Related Articles

  • Towards a First Vertical Prototyping of an Extremely Fine-Grained Parallel Programming Approach. Naishlos, Dorit; Nuzman, Joseph; Chau-Wen Tseng; Vishkin, Uzi // Theory of Computing Systems;Sep/Oct2003, Vol. 36 Issue 5, p521 

    Explicit multithreading (XMT) is a parallel programming approach for exploiting on-chip parallelism. XMT introduces a computational framework with (1) a simple programming style that relies on fine-grained PRAM-style algorithms; (2) hardware support for low-overhead parallel threads, scalable...

  • Neuron splitting in compute-bound parallel network simulations enables runtime scaling with twice as many processors. Michael Hines; Hubert Eichner; Felix Sch�rmann // Journal of Computational Neuroscience;Aug2008, Vol. 25 Issue 1, p203 

    Abstract��Neuron tree topology equations can be split into two subtrees and solved on different processors with no change in accuracy, stability, or computational effort; communication costs involve only sending and receiving two double precision values by each subtree at each time...

  • Parallel Implementation of Texture Based Image Retrieval on The GPU. Heidari, Hadis; Chalechale, Abdolah; Mohammadabadi, Alireza Ahmadi // International Journal of Image, Graphics & Signal Processing;Jul2013, Vol. 5 Issue 9, p36 

    Most image processing algorithms are inherently parallel, so multithreading processors are suitable in such applications. In huge image databases, image processing takes very long time for run on a single core processor because of single thread execution of algorithms. Graphical Processors Units...

  • Intel to boost processor performance by putting multithreading on Itanium 2.  // Computer Weekly;11/25/2003, p27 

    Intel Corp. plans to introduce multithreading to its Itanium 2 processor family, the company said last week. Multithreading allows a single processor to operate like multiple processors so that a dual-core Itanium 2 would appear to an operating system to have at least four processors. The first...

  • MIPS UNVEILS PLANS FOR 64-BIT MULTIPROCESSOR "PRODIGY".  // Electro Manufacturing;May2011, Vol. 24 Issue 5, p1 

    The article reports on the plan of Sunnyvale, California-based processor architectures and cores provider MIPS Technologies Inc. to offer its first Prodigy information processing core. The core, which is scheduled to be officially launched in 2011, combines a 64-bit processor architecture with...

  • CLOMP: Accurately Characterizing OpenMP Application Overheads. Bronevetsky, Greg; Gyllenhaal, John; de Supinski, Bronis R. // International Journal of Parallel Programming;Jun2009, Vol. 37 Issue 3, p250 

    Despite its ease of use, OpenMP has failed to gain widespread use on large scale systems, largely due to its failure to deliver sufficient performance. Our experience indicates that the cost of initiating OpenMP regions is simply too high for the desired OpenMP usage scenario of many...

  • Boards & Modules.  // ECN: Electronic Component News;Aug2005, Vol. 49 Issue 9, p32 

    Presents new motherboards and computer modules. Design of the PCA-6189 Pentium industrial dull-sized single board computer with Intel Pentium M/Celeron M processor, manufactured by Advantech Industrial Automation Group; Design of the Wavefront, an original equipment manufacturer wireless card...

  • Four Keys to Successful Multicore Optimization. Petry, John // EE: Evaluation Engineering;May2009, Vol. 48 Issue 5, p52 

    The article presents information on four key areas to consider in order to achieve successful multicore optimization for machine vision applications. It discusses the processes and mutithreading program for multicore personal computer architectures. It describes the function of commercial...

  • Design and evaluation of a hierarchical decoupled architecture. Ro, Won; Crago, Stephen; Despain, Alvin; Gaudiot, Jean-Luc // Journal of Supercomputing;Dec2006, Vol. 38 Issue 3, p237 

    The speed gap between processor and main memory is the major performance bottleneck of modern computer systems. As a result, today's microprocessors suffer from frequent cache misses and lose many CPU cycles due to pipeline stalling. Although traditional data prefetching methods considerably...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics