TITLE

Guest Editor's Introduction

AUTHOR(S)
Joe, Kazuki
PUB. DATE
February 2003
SOURCE
International Journal of Parallel Programming;Feb2003, Vol. 31 Issue 1, p1
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
This article introduces papers and studies published in the February 2003 issue of the periodical "International Journal of Parallel Programming,". The publication contains four of the best papers presented in the 2002 International Symposium on High Performance Computing in Japan. Moreover, the highlights of the published papers are also presented together with the necessary recommendations.
ACCESSION #
17039595

 

Related Articles

  • Non-Strict Execution in Parallel and Distributed Computing. Cristobal-Salas, Alfredo; Tchernykh, Andrei; Gaudiot, Jean-Luc; Lin, Wen-Yen // International Journal of Parallel Programming;Apr2003, Vol. 31 Issue 2, p77 

    This paper surveys and demonstrates the power of non-strict evaluation in applications executed on distributed architectures. We present the design, implementation, and experimental evaluation of single assignment, incomplete data structures in a distributed memory architecture and Abstract...

  • Two Round Scheduling (TRS) Scheme for Linearly Extensible Multiprocessor Systems. Samad, Abdus; Rafiq, M. Qasim; Farooq, Omar // International Journal of Computer Applications;Jan2012, Vol. 38, p34 

    Balancing the computational load over multiprocessor networks is an important problem in massively parallel systems. The key advantage of such systems is to allow concurrent execution of workload characterized by computation units known as processes or tasks. The scheduling problem is to...

  • Need Performance? Don't Bet on Dual-Core. Davis, Jessica // Electronic News;5/22/2006, Vol. 52 Issue 21, p43 

    Focuses on the challenges facing computer companies in addressing the demand of customers for increased performance through the use of dual-core and multi-core processors in a single chip. Problems to be faced by firms in developing applications for parallel-oriented workloads; Efforts of...

  • Does Multicore Scale? Wong, William // Electronic Design;7/19/2007, Vol. 55 Issue 16, p47 

    The article examines the ability of multiple processors to tackle large problems with the use of parallel processing. Cited as an example is the latest Teraflop Research Processor from Intel Corp., which hosts 80 processing cores interconnecting in a 2D mesh. Moreover, some form of multicore...

  • Unified Interprocedural Parallelism Detection. Hoeflinger, Jay P.; Yunheung Paek; Kwang Yi // International Journal of Parallel Programming;Apr2001, Vol. 29 Issue 2, p185 

    In this paper, we outline a new way of detecting parallelism interprocedurally within a program. Our method goes beyond mere dependence testing, to embrace methods of removing dependences as well, namely privatization, induction recognition and reduction recognition. This method is based on a...

  • Unified Interprocedural Parallelism Detection. Hoeflinger, Jay P.; Yunheung Paek; Kwang Yi // International Journal of Parallel Programming;Apr2001, Vol. 29 Issue 2, p185 

    In this paper, we outline a new way of detecting parallelism interprocedurally within a program. Our method goes beyond mere dependence testing, to embrace methods of removing dependences as well, namely privatization, induction recognition and reduction recognition. This method is based on a...

  • Multiprocessor Scheduling by Simulated Evolution.  // Journal of Software (1796217X);Oct2010, Vol. 5 Issue 10, p1128 

    No abstract available.

  • A Scheduling Algorithm for Asymmetric Processor Architecture.  // International Journal of Computer Applications;Dec2010, Vol. 11, p44 

    The article presents a study that determines the performance of scheduling algorithm for heterogeneous multiprocessors and asymmetric processor architecture. The study develops optimization function to allocate the processes to the processors that reduces the overall execution time of the...

  • Fixed-Width Multiplier Circuits Using Column Bypassing and Decompositon Logic Techniques. Balamurugan, S.; Mallick, P. S. // International Journal on Electrical Engineering & Informatics;Dec2015, Vol. 7 Issue 4, p655 

    This paper presents, low power signed and unsigned fixed-width multipliers using the column bypassing technique with carry save adder array structure. We have decomposed the partial products into two parts and executed them in parallel to reduce the delay of proposed fixed-width array...

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics