November 2004
UNIX Update;Nov2004, Vol. 15 Issue 11, p5
Trade Publication
This article focuses on the PathScale EKO Compiler Suite of PathScale, a developer of the world's fastest compilers for AMD(R) Opteron processor-based Linux clusters. Many of the highest-profile research and development organizations in North America, Europe and Asia have adopted AMD Opteron processors as their HPC platform and have purchased the PathScale EKO Compiler Suite to maximize 64-bit Linux application performance. An important milestone has now been reached with over 1,000 sites downloading the PathScale EKO Compiler Suite. PathScale customers now include the U.S. Air Force, the U.S. Navy, four of the leading Department of Energy National Labs, the European Center for Medium Range Weather Forecasting, three of the largest HPC centers in Germany, one of the largest automotive manufacturers in Europe and the Victorian Partnership for Advanced Computing. PathScale's compiler technology has been contributing to the rapid growth in demand for AMD64-based HPC systems, largely due to the industry-leading price/performance of AMD Opteron systems tuned with PathScale compilers. PathScale's accelerating compiler suite revenues and traction within the HPC user community has established a strong foundation for the additional HPC tools and technology offerings that the company plans to announce at the SuperComputing 2004 exhibition in Pittsburgh, Pennsylvania.


Related Articles

  • Scalarization Using Loop Alignment and Loop Skewing. Zhao, Yuan; Kennedy, Ken // Journal of Supercomputing;Jan2005, Vol. 31 Issue 1, p5 

    Array syntax, which is supported in many technical programming languages, adds expressive power by allowing operations on and assignments to whole arrays and array sections. To compile an array assignment statement to a uniprocessor, the language processor must convert the statement into a loop...

  • ARM maximises code density without performance loss in mobile designs. Wilson, Richard // Electronics Weekly;6/29/2005, Issue 2200, p7 

    The article reports that ARM Holdings PLC has addressed code density in Java-based processor designs with a runtime compiler target for its Jazelle DBX mobile device architecture The intention is to enable run time compilers in a Java environment to maximize code density without loss of...

  • IDEs enhance automotive-design productivity. Giridhar, Chitra // EDN;12/5/2005, Vol. 50 Issue 25, p36 

    The article discusses the use of integrated development environments (IDE) to handle the complex development, testing and integration of microprocessor-driven vehicle functions. The IDE for developing software for microcontrollers must support controller-area-network, local-interconnect network....

  • Constant Folding.  // Network Dictionary;2007, p120 

    A definition of the term "Constant Folding" is presented. It refers to one of the compiler optimization techniques used by many modern compilers. It is also the process of simplifying constant expressions at compile time. Terms used in constant expressions are usually simple literals but can...

  • Copy Propagation.  // Network Dictionary;2007, p123 

    A definition of the term "Copy Propagation" is presented. It refers to an optimization technique in the program compiler. It is the process of replacing the occurrences of targets of direct assignments with their values. It is a useful clean up optimization most often used after other...

  • Experimental/Enhanced GNU Compiler System.  // Network Dictionary;2007, p184 

    A definition of the term "Experimental /Enhanced GNU Compiler System" (EGCS) is presented. It refers to a compiler system taken from the GNU Compiler System (GCC) which was merged together again in April 1999. The GCC 2.x was developed by the Free Software Foundation because of architectural...

  • Network processors get new tools. Cravotta, Nicholas // EDN;03/15/2001, Vol. 46 Issue 6, p22 

    Focuses on IBM Corp. and Intel's enhancement of the tool suites for their network processors. Linux-based suite from IBM Corp.; Support for the PowerNP NP4GS3 network processor; Microengine C compiler from Intel; Volume pricing for the IXP1200 network-processor line.

  • Generation of BLISSes. Brender, Ronald F. // IEEE Transactions on Software Engineering;Nov80, Vol. 6 Issue 6, p553 

    This presentation describes the simultaneous development of Bliss compilers for three machine architectures. A highly unusual combination of characteristics makes this development of general interest to the software development community: the development involved extensive sharing of code among...

  • Cores lower entry cost for custom SOCs. Cravotta, Robert // EDN;3/16/2006, Vol. 51 Issue 6, p22 

    The article provides information on the Diamond Standard family of processor configurations of Tensilica which is based on the Xtensa architecture. Each core implements the Xtensa instruction-set architecture in a five-stage pipeline, 32-bit architecture. The family consists the 108Mini, a...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics