TITLE

Silicon UV emitters are fabricated via CMOS

AUTHOR(S)
Wallace, John
PUB. DATE
October 2004
SOURCE
Laser Focus World;Oct2004, Vol. 40 Issue 10, p36
SOURCE TYPE
Periodical
DOC. TYPE
Article
ABSTRACT
Reports that researchers at the Institute of Ion Beam Physics and Materials Research in Dresden, Germany, have fabricated a silicon ultraviolet emitter via complementary metal oxide semiconductors (CMOS). Process of preparation for the device; Cost of CMOS manufacturing techniques; Excitation of biological substances.
ACCESSION #
14836435

 

Related Articles

  • Performance of current-in-plane pseudo-spin-valve devices on CMOS silicon-on-insulator underlayers. Katti, R. R.; Zou, D.; Reed, D.; Schipper, D.; Hynes, O.; Shaw, G.; Kaakani, H. // Journal of Applied Physics;5/15/2003, Vol. 93 Issue 10, p7298 

    Prior work has shown that current-in-plane (CIP) giant magnetoresistive (GMR) pseudo-spin-valve (PSV) devices grown on bulk Si wafers and bulk complementary metal-oxide semiconductor (CMOS) underlayers exhibit write and read characteristics that are suitable for application as nonvolatile memory...

  • FINDING SOLUTIONS THROUGH CURIOSITY. KAMINSKY, FRANK // Microwaves & RF;Dec2014, Vol. 53 Issue 12, p18 

    The article offers brief information on the various semiconductor technologies including silicon complementary metal-oxide semiconductor CMOS and gallium nitride, with the use of amplifiers related to electron tubes.

  • CMOS monolithic pixel sensors research and development at LBNL. Contarato, D.; Bussat, J-M; Denes, P.; Greiner, L.; Kim, T.; Stezelberger, T.; Wieman, H.; Battaglia, M.; Hooberman, B.; Tompkins, L. // Pramana: Journal of Physics;Dec2007, Vol. 69 Issue 6, p963 

    This paper summarizes the recent progress in the design and characterization of CMOS pixel sensors at LBNL. Results of lab tests, beam tests and radiation hardness tests carried out at LBNL on a test structure with pixels of various sizes are reported. The first results of the characterization...

  • High efficiency silicon nitride grating coupler. Zhang, Huijuan; Li, Chao; Tu, Xiaoguang; Luo, Xianshu; Yu, Mingbin; Lo, Patrick // Applied Physics A: Materials Science & Processing;Apr2014, Vol. 115 Issue 1, p79 

    In this paper, we have designed, fabricated and characterized silicon nitride grating couplers with high efficiency at 1490 nm. The devices are fabricated using deep UV photolithography with resolution requirement of ∼500 nm. The grating coupler fabricated yields a peak coupling efficiency...

  • Will Silicon Survive Moore's Law?  // American Ceramic Society Bulletin;Apr2008, Vol. 87 Issue 4, p18 

    The article focuses on the alternative materials that can be used by semiconductor industries to support the advancement in nanotechnology. It states that with the recent developments in nanotechnology, semiconductor manufacturers are considering other materials aside from silicon, such as...

  • Buried SiO2 layer formation in Si with an MeV O ion beam. Ellingboe, S.; Ridgway, M. C.; Schultz, P. J. // Journal of Applied Physics;2/1/1993, Vol. 73 Issue 3, p1133 

    Presents a study which analyzed the implantation of oxygen into silicon at megaelectronvolt energies and stoichiometric doses. Background on the use of silicon oxide in complementary-metal-oxide-semiconductor devices; Experimental procedures; Conclusion.

  • The demonstration of the Si nano-tube device with the promising short channel control. Liao, M.-H.; Chen, P.-G. // Journal of Applied Physics;2015, Vol. 118 Issue 13, p135705-1 

    In addition to the development of the nano-wire device, the vertical gate-all-around (V-GAA) Si nano-tube (NT) device structure is proposed with the promising device performance in this work. The vertical device structure makes the transistor easy to be scaled down continuously to meet the...

  • If it's January it must be…. Prophet, Graham // EDN Europe;Feb2008, Vol. 53 Issue 2, p6 

    The article provides information on the conferences which give an opportunity for the electronics industry. In December 2007, the IMEC consortium reveals a significant progress in developing the performance of planar complementary metal-oxide-semiconductor (CMOS) using hafnium-based high-k...

  • Deposition and characterization of HfO2 high k dielectric films. Wai Lo; Kamath, Arvind; Kher, Shreyas; Metzner, Craig; Wen, Jianguo; Zhihao Chen // Journal of Materials Research;Jun2004, Vol. 19 Issue 6, p1775 

    As the scaling of complementary metal-oxide-semiconductor (CMOS) transistors proceeds, the thickness of the SiO2 gate dielectrics shrinks rapidly and results in higher gate leakage currents. High k dielectric materials are acknowledged to be the possible solutions to this challenge, as their...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics