Programmable devices step up to portable plate

Nass, Richard
September 2004
Portable Design;Sep2004, Vol. 10 Issue 9, p38
The article discusses the ways in which power levels, costs, and sizes now meet the criteria specified for portable systems. The power in a programmable device can be divided into three parts. First is the power-up current, which is necessary to get the device into a known state. That current is typically measured in double-digit milliamperes. The second part is the standby current, which drops to double-digit microamperes. The goal is to make the standby current negligible to the system. Other components that are powered up are going to draw more current than that, like an SRAM device," says Brian Faith, director of marketing for logic products at Quick-Logic. The third part is the dynamic, or active mode, current. The amount of time in each mode will vary from application to application. While the programmable devices continue to reduce power, that reduction doesn't necessarily come at the expense of performance. That can be combined with the growing amount of available IP as more IP vendors try to leverage the growth of FPGA, including soft RISC processors, even up to 32-bit solutions, for minimal license fees.


Related Articles

  • Reap The Rewards Of Intelligent, Configurable Power Management. Brogley, Mike // Electronic Design;12/11/2008, Vol. 56 Issue 26, p47 

    The article reports on the advantages of power management. It cites that system designers are aiming to develop cost effective computer system for products like application-specific integrated circuits (ASICs), central processing units (CPUs), microcontrollers, and memory integrated circuits...

  • BASICES of Design.  // Electronic Design;11/7/2005, Vol. 53 Issue 25, preceding p1 

    The article discusses the importance of following the basics of integrated circuit design. These basics become increasingly critical as interface data rates hit 10 Gbits/s on serial interfaces and 400 MHz and higher on parallel buses. Field-programmable gate array (FPGA) vendors may offer a...

  • The Moisture Sensitivity Standard Goes Pb-Free. Adams, Tom; Martell, Steve // Circuits Assembly;Jan2007, Vol. 18 Issue 1, p40 

    The article focuses on the J-STD-020 revision D, a joint standard promulgated by the Inter Process Communications (IPC) and Joint Electronic Device Engineering Council (JEDEC) which sets definitions and classifications for moisture and reflow sensitivity of plastic-encapsulated integrated...

  • The Future of Computer Technology and its Implications for the Computer Industry.  // Computer Journal;2008, Vol. 51 Issue 6, p735 

    Progress in computer technology over the last four decades has been spectacular, driven by Moores law which, though initially an observation, has become a self-fulfilling prophecy and a boardroom planning tool. Although Gordon Moore expressed his vision of progress simply in terms of the number...

  • Rational Parameters Selection Influence to the Adequate Selection Algorithm by Estimating Local Oxide Influence. Andriukaitis, D. // Electronics & Electrical Engineering;2010, Issue 99, p27 

    The production process is a sequence of operations in order to obtain the implementation of the elements or integrated structures with the necessary performance characteristics of the very large scale integration. In this case the manufacture of integrated circuits focuses on the area where the...

  • STEPPING DOWN TO 8 BITS. Cravotta, Nicholas // EDN;05/11/2000, Vol. 45 Issue 10, p77 

    Discusses lessons from a sequencer project which used an 8-bit processor. Difference of designing with 8-bit processors from designing with 16- or 32-bit processors; Reduced instruction sets' making of programming more complicated; Thresholds to consider when reducing the cost of a...

  • Cores lower entry cost for custom SOCs. Cravotta, Robert // EDN;3/16/2006, Vol. 51 Issue 6, p22 

    The article provides information on the Diamond Standard family of processor configurations of Tensilica which is based on the Xtensa architecture. Each core implements the Xtensa instruction-set architecture in a five-stage pipeline, 32-bit architecture. The family consists the 108Mini, a...

  • Catch-22. DiCarlo, Lisa; O'Regan, Rob // PC Week;11/10/97, Vol. 14 Issue 47, p1 

    Reports on the chance that Sun Microsystems Inc. is taking by basing its revenue-driving reduced instruction set computer (RISC)-based hardware business on the Java computer language. The growing influence of Windows NT and Intel Corp.'s IA-64 architecture; Reasons why Sun is willing to take...

  • Untitled. Manners, David // Electronics Weekly;6/15/2005, Issue 2198, p30 

    The article reports that according to a report from Semiconductor Equipment and Material International (SEMI), 20 new fabs will be built in China between the year 2006 and 2008. SEMI reckons that many of the projects will be equipped with used and refurbished equipment, indicating that the...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics