TITLE

Adaptive voltage scaling reduces power in SoC designs

AUTHOR(S)
Mortensen, Gordon
PUB. DATE
September 2004
SOURCE
Portable Design;Sep2004, Vol. 10 Issue 9, p16
SOURCE TYPE
Periodical
DOC. TYPE
Article
ABSTRACT
The article highlights that a systems on a chip (SoC) can help to reduce power consumption. Consumers have an ever-increasing appetite for new features in portable devices and an apparently unchanging expectation for the operating time between battery recharges. The result is that system and SoC design teams face the challenge of adding functionality while maintaining long battery life. Applying new power-saving technologies like voltage scaling helps maintain battery life while adding system features. Power reduction in SoC designs can be achieved with frequency and voltage scaling using open loop and closed-loop voltage control strategies. Computing systems execute tasks within real time deadlines. Dynamic voltage scaling (DVS) is accomplished using frequency and voltage pairs in an open-loop voltage control system. Adaptive voltage scaling is done using a closed-loop voltage control system that eliminates the need for frequency and voltage pairs while offering additional power savings. With the DVS system, the supply voltage value used for each operating frequency is the worst-case value needed over all silicon process and temperature variations.
ACCESSION #
14441323

 

Related Articles

  • A SystematicMethodology for Reliability Improvements on SoC-Based Software Defined Radio Systems. Diamantopoulos, Dionysios; Siozios, Kostas; Xydis, Sotiris; Soudris, Dimitrios // VLSI Design;Jan2012, p1 

    Shrinking silicon technologies, increasing logic densities and clock frequencies, lead to a rapid elevation in power density. Increased power density results in higher onchip temperature, which creates numerous problems tightly firmed to reliability degradation. Since typical low-power design...

  • SoC costs are 'the elephant in the room', says forum speaker.  // Electronics Weekly;9/15/2004, Issue 2162, p5 

    The article reports that one in three systems on a chip fails to work first time, two thirds fail to work third time, and the cost of developing them has risen to $15m at 0.13µ m and to $30m at 90nm. Meanwhile, the window of market opportunity for products has fallen from an average 36 months...

  • An Analysis of Reducing Communication Delay in Network-on-Chip Interconnect Architecture. Furhad, Hasan; Haque, Mohammad A.; Kim, Cheol-Hong; Kim, Jong-Myon // Wireless Personal Communications;Dec2013, Vol. 73 Issue 4, p1403 

    This paper presents an Enhanced Clustered Mesh (EnMesh) topology for a Network-on-Chip architecture in order to reduce the communication delay between remote regions by considering the physical positions of remote nodes. EnMesh topology includes short paths between diagonal regions to ensure...

  • Anyplace Projection. Colin, David // Media & Methods;Aug2004, Vol. 41 Issue 1, p4 

    This article features the Reon-GX system-on-a-chip (SoC) from Silicon Optix. People who use projectors, especially teachers, are often confronted with off-angle projection problems caused by light thrown at the projection screen. Today, there is a new image processor that can be embedded into...

  • MIPS SoC Does Double Duty. Wong, William // Electronic Design;5/27/2002, Vol. 50 Issue 11, p38 

    Explores NEC Corp.'s millions instructions per second-based Vr7701 systems on chip for high-performance embedded network applications. Horsepower of Vr7701; Design and capabilities; Prices.

  • Logically, Prototyping is a Must-Do. Nurie, Ghulam // Electronic News;1/6/2003, Vol. 49 Issue 1, pN.PAG 

    Focuses on silicon virtual prototype as a solution to the problem with integrating multiple blocks into a single system-on-chip (SOC). Reason behind the inability of the silicon virtual prototype to solve the problem; Type of prototype for multi-million gate SOC designs; Recommendations.

  • PCI EXPRESS: THE IDEAL FABRIC FOR STACKABLE SYSTEMS. Moore, Steve // EDN;1/22/2009, Vol. 54 Issue 2, p24 

    The article reports that embedded-system designers can take advantage of PCI Express (PCIe) technology to deliver lower cost and power consumption and smaller boards due to the availability of the PCI/104-Express standard. The broad silicon availability has resulted in stations adopting PCIe,...

  • Customize Power Supplies Freely With A Digital Feedback Loop. Curtis, Keith // Electronic Design;3/13/2008, Vol. 56 Issue 5, p69 

    The article focuses on the importance of digital signal controllers (DSC) with power-supply designs in digital power conversion. It is an easy and cost-effective way of converting that will help digital power frees designers in making a reliable and accurate power supplies with increased power...

  • How Many Quarks. WONG, BILL // Electronic Design;11/7/2013, Vol. 61 Issue 13, p80 

    The article offers information on Intel Corp.'s Pentium-class X1000 Quark system-on-chip solution.

Share

Read the Article

Courtesy of NEW JERSEY STATE LIBRARY

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics