Advanced codec battle creates split in chip strategy

September 2004
CED;Sep2004, Vol. 30 Issue 9, p28
Trade Publication
Reports that MPEG-4 and Windows Media 9 are in a virtual competition for the cable advanced codec crown. Uncertainty of upstart programmable chips versus tried-and-true application-specific integrated circuits; Reprogramming of programmable digital signal processor or field programmable gate array chips to process alternate codecs.


Related Articles

  • Tardy 3G infrastructure roll-out makes Asic-based approach too expensive.  // Electronics Weekly;1/15/2003, Issue 2082, p6 

    Reports on the implications of the slow roll-out of third generation mobile phone infrastructure in Great Britain as of January 2003. Impact on the manufacturers of application specific integrated circuits-based baseband processor designs; Growth in the interest in digital signal processing.

  • Solving the 3G problem. Yeates, Harry // Electronics Weekly;1/15/2003, Issue 2082, p21 

    Focuses on the use of digital signaling processing (DSP) technique in third generation networks. Problems with field programmable gate arrays; Disadvantages of application specific integrated circuits; Evolution of the DSP technique.

  • NEC adds DSP cores; solidifies ASIC position.  // Electronic News;06/23/97, Vol. 43 Issue 2173, p26 

    Reports on NEC Electronics' introduction of the initial member of the NASPX family of digital signal processor (DSP) cores. Integration of the NASPX family into NEC's application specific integrated circuit (ASIC) core library; NEC's claims that the CB-C9VX family of standard ASICs facilitates...

  • `Open' DSP architecture targets communications designs. Prophet // EDN Europe;Dec99, Vol. 44 Issue 12, p16 

    Discloses LSI Logic's plan to make its ZSP digital signal processor (DSP) architecture either a standard or core for incorporation into large application specific integrated circuit designs. Planned applications for ZSP; Specialized DSP instructions included; Features; Contact information.

  • Hardware designer on an electric chair. Blinn, Thomas // EDN Europe;Mar2006, Vol. 51 Issue 3, p22 

    The article relates the author's experience in designing a signal processing board for the mobile-radio infrastructure. The author discovers sporadic errors on a high-speed application specific integrated circuit-digital signal processing interface. The software developers found the error to an...

  • FPGAs 'DiSP'lay. Dipert, Brian // EDN;10/3/2002, Vol. 47 Issue 22, p61 

    Examines the digital-signal processing of field programmable gate arrays (SPGA) in the U.S. Hardwired functions of the application specific integrated circuits; Superiority performance of SPGA on processing; Feature of reprogrammable FPGA from Atmenl.

  • Modified Gabor Feature Extraction Method for Word Level Script Identification- Experimentation with Gurumukhi and English Scripts. Rani, Rajneesh; Dhir, Renu; Lehal, Gurpreet Singh // International Journal of Signal Processing, Image Processing & P;Oct2013, Vol. 6 Issue 5, p25 

    Script Identification is one of the challenging step in the Optical Character Recognition system for multi-script documents. In Indian and Non-Indian context some results have been reported, but research in this field is still emerging. This paper presents a research work in the identification...

  • Spectrum's quickComm architecture improves DSP performance for signals intelligence. McHale, John // Military & Aerospace Electronics;Mar2000, Vol. 11 Issue 3, p6 

    Features quickComm, a digital signal processing (DSP) architecture enhancer from Spectrum Signal Processing based in Burnaby, British Columbia. Capabilities of quickComm; Complement of the architecture of TMS320C6202 and TMS320C6203 digital signal processors; Discussion of the Solano...

  • Low Power Compressed Context Architecture Based Processor Design. Sathiya, P.; Jasmin, M. // International Journal of Advanced Research in Computer Science;Mar/Apr2013, Vol. 4 Issue 2, p137 

    ACGR A that is focused on data path computations for a particular application domain is a balancing act akin to designing an ASIC and a FPGA simultaneously. Narrowing the application domain significantly makes the design of the CGRA very much like that of a programmable ASIC. Widening the...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics