TITLE

Experimental demonstration of a low-loss optical H-tree distribution using silicon-on-insulator microwaveguides

AUTHOR(S)
Vivien, L.; Lardenois, S.; Pascal, D.; Laval, S.; Cassan, E.; Cercus, J. L.; Koster, A.; Fédéli, J. M.; Heitzmann, M.
PUB. DATE
August 2004
SOURCE
Applied Physics Letters;8/2/2004, Vol. 85 Issue 5, p701
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
The experimental demonstration of an optical H-tree distribution from one input to sixteen outputs compatible with the size of a microelectronic chip is reported. It is based on low-loss silicon-on-insulator rib submicron waveguides. Each branch is 1 cm long and includes four ultracompact T splitters and two mirrors allowing 90° direction changes. The mean value of the global losses has been measured and is found equal to 26 dB, which corresponds to a power of 2.6 μW at each output, for a 3 mW laser diode power at the input. This demonstration is an important step for on-chip optical clock distribution in complementary metal–oxide–Semiconductor integrated circuits.
ACCESSION #
13926124

 

Related Articles

  • CMOS evolution. Development limits. Jakubowski, A.; Łukasiak, L. // Materials Science (0137-1339);2008, Vol. 26 Issue 1, p5 

    Evolution of complementary metal oxide semiconductor (CMOS) technology is presented from the very first MOS transistors to state-of-the-art structures. Difficulties of scaling are discussed together with ways to overcome them. New options for silicon microelectronics (SOI technology and strain...

  • Performance and Perspectives of Zero-Level MEMS Chip Packages with Vertical Interconnects. Cherman, Vladimir O.; Pham, Nga P.; Slabbekoorn, John; Faes, Alessandro; Margesin, Benno; Tilmans, Harrie A. C. // Journal of Microelectronic & Electronic Packaging;2014 3rd quarter, Vol. 11 Issue 3, p87 

    This paper presents the performance of a MEMS zero-level chip cap package implemented with through-the-cap vertical interconnects. The interconnect as well as the hermetic bond and sealing are established using flip-chip thermo-compression bonding by creating a copper-tin to gold metallic...

  • Ultrashallow junctions or ultrathin SOI? Current, M.I.; Bedell, S.W.; Malik, I.J.; Feng, L.M.; Henley, F.J. // Solid State Technology;Sep2000, Vol. 43 Issue 9, p66 

    Outlines the principal issues limiting junction formation for complementary metal oxide semiconductor (CMOS) on bulk silicon and presents an alternative roadmap using silicon-on-insulator (SOI) wafers. Limitations for ultrashallow junctions in bulk silicon CMOS; Types of SOI materials and...

  • Compact 2X2 optical switch using silicon photonics technology for optical beam forming network. Wanjun Wang; Heng Zhao; Weifeng Guo; Haifeng Shao; Ting Hu; Huiye Qiu; Jie Zhou; Naidi Cui; Guowei Cao; Jun Wang; Junbo Feng; Jin Guo // Applied Mechanics & Materials;2014, Issue 614, p233 

    We report the experimental demonstration of a 2×2 electro-optical switch in silicon-on-insulator. By controlling electro-optical phase shifter, light from any input waveguide can be directed to any output waveguide. Furthermore, the proposed optical switch can be expanded to be 1×N and...

  • Freescale Pushes SSOI CMOS to 45nm.  // Electronic News;6/19/2006, Vol. 52 Issue 25, p17 

    The article reports that Freescale Semiconductor has claimed an advanced CMOS technology that uses strained silicon-on-insulator substrates for the 45nm level. The technology is made possible by hybrid strain techniques. Freescale is evaluating the technology for the 45nm node and beyond and...

  • Strained Silicon: Next Step in Boosting Semiconductor Performance. Studt, Tim // R&D Magazine;Jun2003, Vol. 45 Issue 6, p28 

    Discusses the development of advanced semiconductor fabrication technologies. Replacement of aluminum with copper for device interconnects; Benefits of the implementation of silicon-on-insulator technologies; Materials used for complementary metal oxide semiconductor devices.

  • A Comparative Study of Interaction of End of Range (EOR) Defect Band with Upper Buried Oxide (BOX) Interface for B and BF2 Implants in SOI and Bulk Silicon with Pre-Amorphizing Implant. Kah, M.; Smith, A. J.; Hamilton, J. J.; Yeong, S. H.; Columbeau, B.; Gwilliam, R.; Webb, R. P.; Kirkby, K. J. // AIP Conference Proceedings;11/3/2008, Vol. 1066 Issue 1, p51 

    Highly active, ultra-shallow and abrupt dopant profiles are required for future generations of CMOS devices. A possible way to achieve this is to use pre-amorphization implantation (PAI) and solid phase epitaxial re-growth. B and BF2 implants were studied in bulk silicon and silicon-on-insulator...

  • Metrology Challenges for the Ultra-thin SOI. Kononchuk, Oleg; Riou, Gregory; Brun, Roland; Moulin, Cecile // AIP Conference Proceedings;11/15/2011, Vol. 1395 Issue 1, p183 

    Future generations of CMOS technology require aggressive scaling of SOI and BOX layer thickness. This will pose significant challenges for SOI specific metrology. Future requirements for layer thickness measurements, LPD inspection, electrical and structural characterization of SOI stack are...

  • UTSi technology proves its mettle in CMOS applications. Reedy, Ron // Electronic News;10/13/97, Vol. 43 Issue 2189, p83 

    Discusses Peregrine Semiconductor Corp.'s UTSi technology, a silicon-on-insulator (SOI) complementary metal oxide semiconductors (CMOS) process. Use of the single solid-phase epitaxy (SSPE) regrowth technique; UTSi as an ideal process for super-low-voltage applications.

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics