Universal three-way few-electron switch using silicon single-electron transistors

Jin He; Durrani, Zahid A. K.; Ahmed, Haroon
July 2004
Applied Physics Letters;7/12/2004, Vol. 85 Issue 2, p308
Academic Journal
A three-way few-electron switch is implemented using bidirectional electron pumps in silicon-on-insulator material. The switch consists of three branches defined by single-electron transistors, connected to a central node. Any combination of two single-electron transistors forms a bidirectional electron pump. At 4.2 K, each cycle of an rf signal applied to the central node pumps electron packets approximately ten electrons in size through the circuit. It is possible to switch the electron packets in any direction through the branches. The switch may be used for the precise transfer of electrons, and as the basic element in few-electron logic applications.


Related Articles

  • An analytical accumulation mode SOI pMOSFET model for high-temperature analog applications. Houk, Yuri; Iñiguez, Benjamin; Flandre, Denis; Nazarov, Alexei // Semiconductor Physics, Quantum Electronics & Optoelectronics;2006, Vol. 9 Issue 1, p43 

    An accumulation mode SOI pMOSFET model for simulation of analog circuits meant for high-temperature applications is presented in the paper. The model is based on explicit expressions for the drain current with an infinite order of continuity what assures smooth transitions between different...

  • Evidence for mobility enhancement in double-gate silicon-on-insulator metal-oxide-semiconductor field-effect transistors. Rodriguez, N.; Cristoloveanu, S.; Gámiz, F. // Journal of Applied Physics;Oct2007, Vol. 102 Issue 8, p083712 

    The methodology of mobility extraction from the Y-function or from the transconductance peak is revisited in the context of silicon-on-insulator (SOI) metal-oxide-semiconductor field-effect transistors (MOSFETs). Based on a simple two-channel model, we discuss the biasing conditions that enable...

  • Silicon-on-insulator control impact-ionization-avalanche transistor. Dobrovolsky, V.; Pavljuk, S.; Rossokhaty, V.; Cristoloveanu, S. // Applied Physics Letters;2/13/2006, Vol. 88 Issue 7, p073502 

    In thin silicon-on-insulator structures, the gate effectively controls the longitudinal component of the electric field intensity in the pn+ junction, and thus the impact avalanche ionization of carriers. The present work proposes a device based on this operation principle: the...

  • Characterization of 7-nm-thick strained Ge-on-insulator layer fabricated by Ge-condensation technique. Nakaharai, Shu; Tezuka, Tsutomu; Sugiyama, Naoharu; Moriyama, Yoshihiko; Takagi, Shin-ichi // Applied Physics Letters;10/27/2003, Vol. 83 Issue 17, p3516 

    A strained Ge-on-insulator (GOI) structure with a 7-nm-thick Ge layer was fabricated for applications to high-speed transistors. The GOI layer was formed by thermal oxidation of a strained SiGe layer grown epitaxially on a silicon-on-insulator (SOI) wafer. In transmission electron microscopy...

  • The era of fully-depleted devices. BICH-YEN NGUYEN; MAZURÉ, CARLOS // Solid State Technology;Nov2011, Vol. 54 Issue 10, p12 

    The article discusses aspects of fully-depleted ultra-thin silicon-on-insulator (FDSOI). It explains that planar FDSOI device enable the integrated circuit (IC) industry to overcome the challenges faced by the conventional planar bulk technology in the scaling race with its advantages of...

  • Relaxation processes in strained Si layers on silicon-germanium- on-insulator substrates. Hirashita, Norio; Sugiyama, Naoharu; Toyoda, Eiji; Takagi, Shin-ichi // Applied Physics Letters;5/30/2005, Vol. 86 Issue 22, p221923 

    Misfit defects in strained Si layers on silicon-germanium-on-insulator (SGOI) substrates were studied using transmission electron microscopy. With increasing strained-layer thickness, stacking faults with 90° Shockley partial dislocations at strained-Si–SiGe interfaces are found to be...

  • Thinning of silicon-on-insulator wafers by numerically controlled plasma chemical vaporization machining. Mori, Yuzo; Yamamura, Kazuya; Sano, Yasuhisa // Review of Scientific Instruments;Apr2004, Vol. 75 Issue 4, p942 

    Silicon-on-insulator (SOI) wafers are semiconductor substrates that can be used in next-generation high-speed and low-power devices. An ultrathin SOI wafer with a SOI layer of less than 20 nm is required for the dynamic random access memory half-pitch node of 100 nm or lower. In this report, the...

  • Drastic enhancement of nanoelectromechanical-system fabrication yield using electron-beam deposition. Koenig, Daniel R.; Scheible, Dominik V.; Blick, Robert H. // Applied Physics Letters;7/5/2004, Vol. 85 Issue 1, p157 

    The most common fabrication processes of nanoelectromechanical structures usually start with a silicon-on-insulator chip and incorporate several lithography and etch steps. The wet etch step, which involves hydrofluoric acid, is generally the most critical of these processing steps. In this...

  • Characterization of electrical and structural properties of strained-Si-on-insulator layers. Chel-Jong Choi; Won-Jin Jung; Myung-Sim Jun; Moon-Gyu Jang; Seong-Jae Lee; Park, June; Maeng-Je Seong; Myung-Ho Jung; Won-Ju Cho // Applied Physics Letters;2/25/2008, Vol. 92 Issue 8, p083507 

    The electrical and structural properties of strained-Si-on-insulator (sSOI) wafers were investigated. The strain, calculated from two-dimensional reciprocal space mapping, was found to be 0.78%, which is comparable to that of fully relaxed Si1-xGex film with Ge concentration of 20.6 at. %. Based...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics