TITLE

Oxidation lift-off method for layer transfer of GaAs/AlAs-based structures

AUTHOR(S)
Oktyabrsky, S.; Katsnelson, A.; Tokranov, V.; Todt, R.; Yakimov, M.
PUB. DATE
July 2004
SOURCE
Applied Physics Letters;7/5/2004, Vol. 85 Issue 1, p151
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
A method for layer transfer via attachment and release of GaAs-based components onto silicon platform in a single-step process (oxidation lift-off method) is proposed. The method involves moderate temperature (∼400°C) alloy bonding of GaAs devices with simultaneous removal of the GaAs substrate by lateral oxidation of sacrificial AlAs layer. Selectivity with respect to Al content is high enough to release the vertical cavity laser structures containing layers of AlxGa1-xAs with x=0.9. This characteristic of the oxidation process allows for the release of components and form oxide apertures during a single step. The technology can be employed for heterogeneous integration of various compound semiconductor devices with Si or other substrates.
ACCESSION #
13605571

 

Related Articles

  • Supplemental multilevel interconnects by laser direct writing: Application to GaAs digital integrated circuits. Black, Jerry G.; Doran, Scott P.; Rothschild, Mordechai; Ehrlich, Daniel J. // Applied Physics Letters;4/13/1987, Vol. 50 Issue 15, p1016 

    A nonperturbing sequence of laser direct-writing processes is described for applying supplemental multilevel interconnects on partially or fully fabricated circuits. The approach adds multiple levels of laser direct-written tungsten metallization and is demonstrated here for the assembly of a...

  • New Level-Shift LDMOS Structure for a 600 V-HVIC on Thick SOI. Yamaji, Masaharu; Abe, Keisei; Jonishi, Akihiro; Takahashi, Hidenori; Sumida, Hitoshi // Journal of Energy & Power Engineering;Sep2012, Vol. 6 Issue 9, p1515 

    A novel level-shift LDMOS (lateral double-diffused metal oxide semiconductor) structure with the HV (high voltage) -interconnection for a 600 V-HVIC (high voltage integrated circuit) on thick SOI (silicon on insulator) is proposed. There are two original points in the proposed structure. One is...

  • Deep-levels in silicon waveguides: a route to high yield fabrication. Knights, A.; Ackert, J.; Logan, D.; Huante-Ceron, E.; Jessop, P. // Optical & Quantum Electronics;Oct2012, Vol. 44 Issue 12/13, p575 

    In this paper we outline two recent results which demonstrate the utility of deep-level engineering in silicon photonics. We describe the integration of silicon waveguide p- i- n photo-detectors in a ring (or race-track) resonator structure. The detectors are made sensitive to wavelengths around...

  • A Quantum Leap to Smaller Chips. Davies, John // New Scientist;1/12/91, Vol. 129 Issue 1751, p48 

    Reports that semiconducting materials such as gallium arsenide are allowing physicists to create devices tailored to work at the quantum level. Advantages of semiconducting devices other than silicon; Gallium arsenide in optoelectronics; Smaller and faster computers; Integrated circuits. ...

  • Dielectric degradation mechanism for copper interconnects capped with CoWP. Tan, T. L.; Gan, C. L.; Du, A. Y.; Cheng, C. K.; Gambino, J. P. // Applied Physics Letters;5/19/2008, Vol. 92 Issue 20, p201916 

    Time-dependent dielectric breakdown (TDDB) reliability of CoWP-capped copper/SiO2 interconnect structures are observed to be better than conventional SiN-capped structures. The activation energy for TDDB (Ea) is higher for CoWP-capped structures (0.66–0.84 eV) as compared to SiN-capped...

  • Practicality of compensating the loss in the plasmonic waveguides using semiconductor gain medium. Khurgin, Jacob B.; Sun, Greg // Applied Physics Letters;1/2/2012, Vol. 100 Issue 1, p011105 

    We consider the issue of compensating the loss in plasmonic waveguides with semiconductor gain material and show that, independent of specific geometry, full loss compensation in plasmonic waveguides with significantly sub-wavelength light confinement (less than λ/4n) requires current density...

  • Thermomechanical Reliability Challenges For 3D Interconnects With Through-Silicon Vias. Ryu, Suk-Kyu; Lu, Kuan-Hsun; Zhang, Xuefeng; Im, Jay; Ho, Paul S.; Huang, Rui // AIP Conference Proceedings;11/27/2010, Vol. 1300 Issue 1, p189 

    Continual scaling of on-chip wiring structures has brought significant challenges for materials and processes beyond the 32 nm technology node in microelectronics. Recently three-dimensional (3-D) integration with through-silicon-vias (TSVs) has emerged as an effective solution to meet the...

  • Intemational Consortium Forms around TSV.  // Advanced Packaging;Nov/Dec2006, Vol. 15 Issue 11, p13 

    The article reports on the formation of the Semiconductor 3-D Equipment and Materials Consortium (EMC3D). EMC3D aims to address the technical and cost issues of creating a 3-D interconnects using through-silicon via technology and MicroElectroMechanical Systems/sensors packaging. The director of...

  • Air-Gaps for High-Performance On-Chip Interconnect Part II: Modeling, Fabrication, and Characterization. SEONGHO PARK; BIDSTRUP ALLEN, SUE ANN; KOHL, PAUL A. // Journal of Electronic Materials;Oct2008, Vol. 37 Issue 10, p1534 

    Air-gaps are the ultimate low-k material in microelectronics due to air having a low dielectric constant close to 1.0. The interconnect capacitance can further be reduced by extending the air-gaps into the interlayer dielectric region to reduce the fringing electric field. An electrostatic model...

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics