Cadence Enhances Software with Timing, Route Acceleration

May 2004
Electronic News;5/24/2004, Vol. 50 Issue 21, pN.PAG
Trade Publication
Reports on the features added by Cadence Design Systems to its Encounter Test and NanoRoute integrated circuit design software. Function of the True-Time feature; Benefit obtained from the NanoRouter software.


Related Articles

  • Design Software. Steffora, Ann // Electronic News;04/05/99, Vol. 45 Issue 14, p34 

    Presents news briefs related to software for integrated circuit design as of April 1999. Release of the Affirma model packager from Cadence Design Systems Inc.; PacifIC static noise analyzer for digital integrated circuits (IC) from CADMOS Design Technology Inc.; CoverMeter 3.0 Verilog code...

  • Cadence shows 4th generation product.  // Electronic News;1/22/96, Vol. 42 Issue 2100, p44 

    Introduces Cadence Design Systems FlexChip technology called Silicon Ensemble. Latest place-and-route product; Comments from President and Chief Executive Officer Joseph Costello; Product for designing multilayer integrated circuits (IC); Ease-of-use of channel approach applied to the...

  • Cadence Incisive Verification Platform.  // Database & Network Journal;Apr2003, Vol. 33 Issue 2, p18 

    Evaluates the Cadence Incisive verification platform, the first single-kernel verification platform for nanometer-scale designs that supports a unified verification methodology for the embedded software, control, data path and analog/mixed-signal/RF design domains, developed by Cadence Design...

  • Cadence sets latest verification suite.  // Electronic News;2/6/95, Vol. 41 Issue 2051, p8 

    Focuses on Cadence Design System Inc.'s Vampire, a verification suite for integrated circuits designs. Application for patent to cover auto-adaptive technology of the software; Collaboration with Siemens in the development of Vampire; Layout-vs.-Schematic (LVS) of Vampire that supports layer...

  • Cadence merges two areas to form DSM design flow.  // Electronic News;01/12/98, Vol. 44 Issue 2201, p30 

    Reports on Cadence Design Systems Inc.'s introduction of its Logic Design Planner-DSM that combines Cadence's back-end integrated circuit design technology with front-end design planning tool. Reduction of the number of design iterations otherwise required for complex chip design.

  • Cadence, PDF Collaborate.  // Electronic News;5/1/2006, Vol. 52 Issue 18, p41 

    The article reports on the plan of Cadence Design Systems Inc. and yield management software supplier PDF Solutions Inc. to collaborate on design-for-manufacturability technology and products in the U.S. in 2006. It presents the purpose of the planned collaboration. The duties of PDF Solutions...

  • ESL market adds an enterprise player. Santarini, Michael // EDN;1/4/2007, Vol. 52 Issue 1, p20 

    The article talks about the improvements made in the services of Cadence Design Systems Inc. to join the electronic-system-level (ESL) software market. In order to have an enterprise-level play in the ESL market, features were added to its Enterprise Manager environment, Enterprise Simulator and...

  • Acceleration/emulation products get faster, add capacity. Moretti, Gabe; Granville, Fran // EDN;11/11/2004 Supplement1, Vol. 49, p16 

    This article features the Palladium II Incisive functional-verification platform from Cadence. The platform uses high-speed on-chip memory, high bandwidth interconnect and multichip-packaging technology. It allows direct communication between every processor in a Palladium system and supports a...

  • Tool locates chip defects.  // Electronics Weekly;10/20/2004, Issue 2167, p1 

    This article reports that the EDA software that can calculate yields from a chip making process is being introduced by Cadence Design Systems Inc. The Encounter Diagnostics tool can locate the root cause of defects in a process, said the firm. The tool was developed with IBM.


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics