TITLE

Capacitor static voltage balance based on auxiliary-power supply pulse width control for MMC

AUTHOR(S)
Longfei Luo; Yanbin Zhang; Lixin Jia; Ningning Yang; Lixia Yang; Huihui Zhang
PUB. DATE
September 2018
SOURCE
IET Power Electronics;2018, Vol. 11 Issue 11, p1
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
As one of the most potential converter topologies, modular multilevel converter (MMC) is widely used in high-voltage direct current (HVDC) transmission systems. The capacitor static voltage imbalance during HVDC system start-up stage has become a key issue. This study presents a new capacitor static voltage balance method based on auxiliary-power supply (APS) pulse width control for MMC. The control signal of APS can be generated by comparing the modulation signal for voltage closed-loop control with the carrier signal with fixed frequency. An AND gate circuit is used to improve the APS Metal oxide semiconductor (MOS) driving circuits. Based on these circuits, the input current of APS can be regulated, and the capacitor voltage can be controlled. Since only the inherent sub-module (SM) APS is needed in this method, it has low hardware costs. The control strategy in this method is simple, and it has no restrictions on the SM number. This determines that the presented method has a wider range of application. Furthermore, the value of equalising resistor is increased, and the losses of SM and MMC are reduced in this method. Experimental results from the laboratory prototype verify the effectiveness of the presented method.
ACCESSION #
131412504

 

Related Articles

  • Experimental Verification of a Front-to-Front (FTF) System Consisting of Two Modular Multilevel Cascade Converters Based on Double-Star Chopper Cells. OGUMA, KOTA; SASONGKO, FIRMAN; HAGIWARA, MAKOTO; AKAGI, HIROFUMI // Electrical Engineering in Japan;Oct2016, Vol. 197 Issue 1, p55 

    SUMMARY This paper presents an experimental discussion on modular multilevel cascade converters based on double-star chopper cells (MMCC-DSCC). Hereinafter, a single MMCC-DSCC is referred to simply as a 'DSCC'. A couple of DSCCs are used to form a front-to-front (FTF) system capable of dc...

  • Single-phase multilevel inverter based on switched-capacitor structure. Bac-Bien Ngo; Minh-Khai Nguyen; Jae-Hong Kim; Firuz Zare // IET Power Electronics;2018, Vol. 11 Issue 11, p1 

    This study proposes a new topology for multilevel inverters based on switched-capacitor structure. The proposed topology uses capacitor charged/discharged characteristic to boost the output voltage without employing magnetic elements. The proposed circuit configuration has fewer components,...

  • Impacts of H-bridge DC Side Capacitor on Chain SVG Performance. Yunshan Zhang; Jianjun Chen; Chengge Wei; Li Song; Baoming Hou; Shuhan Wang; Jihao Wang; Jiayong Chen // Applied Mechanics & Materials;2014, Issue 644-650, p3870 

    As the representative of 3G dynamic reactive compensation technology, the chain SVG voltage has advantages of high-grade and high compensation capacity which mainly owe to the structure that each phase of conversion chain consists of a plurality of H-bridges in cascade. Although the DC side...

  • High-power-factor dimmable LED driver with low-frequency pulse-width modulation. Hung-Liang Cheng; Yong-Nong Chang; Chun-An Cheng; Chien-Hsuan Chang; Yu-Hung Lin // IET Power Electronics;2016, Vol. 9 Issue 10, p2139 

    A novel dimmable light-emitting diode (LED) driver is proposed in this study. The circuit topology uses two active switches. One active switch shared by a buck-boost converter and a buck converter is operated at highswitching frequency while the other one is low-frequency pulse-width modulated...

  • Nine-level voltage-doubler bi-polar module for multilevel DC to AC power conversion. Bhatnagar, Pallavee; Agrawal, Rekha; Dewangan, Niraj Kumar; Jain, Sanjay K.; Gupta, Krishna Kumar // IET Power Electronics;2019, Vol. 12 Issue 15, p1 

    A major disadvantage of two-stage topologies of switched capacitors based multilevel inverters is the use of H-bridge switches which endure high peak-inverse-voltage (PIV). In such topologies, the H-bridge stage is preceded by a level-generation stage which synthesises unipolar voltage levels....

  • Simplified model predictive control of a three-phase T-type NPC inverter. Kumar, Eedara Aswani; Srinivasa, Rayapudi; Sekhar, Koritala Chandra // IET Power Electronics;2019, Vol. 12 Issue 8, p1917 

    This study presents a simplified model predictive control (SMPC) strategy for three-phase T-type neutral-point-clamped (NPC) inverters to reduce the computational effort while achieving the current control, capacitor voltage equalisation and common-mode voltage (CMV) minimisation targets. The...

  • Design and realisation of a zero-voltage transition pulse-width modulation interleaved boost power factor correction converter. Chien-Ming Wang; Chang-Hua Lin; Chien-Min Lu; Jyun-Che Li // IET Power Electronics;2015, Vol. 8 Issue 8, p1542 

    A zero-voltage transition pulse-width modulation (ZVT-PWM) interleaved boost power factor correction (PFC) converter with an active snubber circuit is presented to achieve ripple current cancellation and soft-switching for power switches. The proposed PFC converter adopts an active snubber...

  • Power Quality and Power Interruption Enhancement by Universal Power Quality Conditioning System with Storage Device. Davudi, M.; Torabzad, S.; Ojaghi, B. // Australian Journal of Basic & Applied Sciences;2011, Vol. 5 Issue 9, p1180 

    In this paper a novel design of Universal Power Quality Conditioning System (UPQS) is proposed which is composed of the DC/DC converter and the storage device connected to the DC link of UPQS for balancing the voltage interruption. The proposed UPQS can balance the reactive power, harmonic...

  • An IFOC-DSVPWM Based DC-Link Voltage Compensation of Z-Source Inverter Fed Induction Motor Drive for EVs. Akkarapaka, Ananda Kumar; Singh, Dheerendra // Advances in Power Electronics;8/13/2015, Vol. 2015, p1 

    The drop in DC-link voltage of adjustable speed drives (ASD) occurs mainly due to the increase in output power demands. This may lead to inefficient operation and eventually the tripping of the drive. This paper presents a Double Space Vector Pulse Width Modulation (DSVPWM) technique for...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics