TITLE

Things to come

PUB. DATE
March 2004
SOURCE
Management Services;Mar2004, Vol. 48 Issue 3, p30
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
This article features the ORSPI14 Field Programmable System-on-a-Chip from Lattice Semiconductor Corp. This product integrates Application-Specific Integrated Circuit (ASIC) and Field Programmable Gate-Array (FPGA) technologies. It contains two System-Packet Interface, Level 4, Phase 2 (SPI4.2) interface blocks, a high-speed Quad Data Rate memory controller, 4 channels of 600 Mbps to 3.7 Gigabits per second, and other supporting logic. Connected to the ASIC block is a high performance FPGA with over 16,000 FPGA logic elements plus embedded block random access memory. Lattice claims this product to be the world's most highly-integrated field programmable System-on-a-Chip targeted at line card applications for high-speed communication systems. SPI4.2 is a system-level interface standard that enables the development of flexible and scalable systems for a converged data and telecommunications infrastructure. Published in 2001 by the Optical Internet-working Forum, the SPI4.2 standard supports the transmission of multiple protocols at variable and high-speed data rates. SPI4.2 eliminates proprietary ASIC-based or specialized network processor interfaces traditionally used to support a broad range of data rates and services.
ACCESSION #
12802215

 

Related Articles

  • Moore's Law challenges European semi players. Rossman, Franz Joachim // EDN;11/11/2004 Supplement2, Vol. 49, p56 

    This article looks at the performance of the European semiconductor industry. Few European integrated circuit (IC) companies have the financial and technical resources to handle the demands of Moore's Law. But a few multinational vendors do quite well, and partnerships will keep these vendors...

  • Untitled. Double, Paul // Electronics Weekly;7/19/2006, Issue 2250, p22 

    The article reports that ASIC design and production has got cheaper for many projects over the last ten years. Cheaper ASIC design is due to choosing the appropriate fabrication process and selecting cost-effective EDA tools. Design costs for older processes have also fallen, particularly for...

  • Slack EDA-market growth doesn't portend chip trends. Wright, Maury // EDN;3/16/2006, Vol. 51 Issue 6, p14 

    The article focuses on a DesignCon panel that set out to discuss stagnant electronic design automation (EDA) growth which ended up pointing out just how big the separation between EDA and the semiconductor industry can be. Panelists made statements about the chip business that both help explain...

  • Successful IC Design Takes Front--And Back--End Teamwork. Gallagher, John // Electronic Design;4/1/2002, Vol. 50 Issue 7, p44 

    Presents guidelines for the successful design of advanced integrated circuits (IC). Front- and back-end design; Barriers to achieve a more connected design flow; Design of application specific IC.

  • FAST-TURNAROUND ASIC PLATFORMS SPEED COMPLEX CHIPS TO MARKET. Bursky, Dave // Electronic Design;2/17/2003, Vol. 51 Issue 4, p40 

    Focuses on the advances in application specific integrated circuits (ASIC) design. Reduction of design time from concept to final functional silicon; Reference to a fast-turnaround design platform for ASIC; Use of predesigned blocks.

  • Design options are confusing low end Asics customers.  // Electronics Weekly;10/2/2002, Issue 2070, p14 

    Comments on the availability of middle-ground applications specific integrated circuits (Asics) which offers a number of design choices for chips. Companies that offer middle-ground Asics; Effect of the middle-ground Asics on customers of electronics industries.

  • Deep-submicron designs will not converge without IC floorplanning. Kompolt, Steve // Electronic Design;4/3/95, Vol. 43 Issue 7, p59 

    Focuses on the convergence of deep-submicron design technology using floorplanning. Integrated circuit design; Interconnect and gate-level models; Nature of synthesis; Dominance of interconnect delay; Move to higher clock speeds; Timing constraints; RTL estimation.

  • Delay calculation methods need to change for deep-submicron ICs. Wiederhold, Bob // Electronic Design;4/3/95, Vol. 43 Issue 7, p60 

    Focuses on the need to evaluate strategies for deep-submicron delay calculations. Design's speed objectives; Design cycle; Intelligent extraction; Delay-correlation problems; Slope dependence; Nonlinear drive strength.

  • Speeding time-to-market demands: a new approach to design closure. Groeneveld, Patrick; Desmarais, Dick // EDN;07/06/2000, Vol. 45 Issue 14, p85 

    Examines an approach to design closure to speed time-to-market demands for application specific integrated circuits. Evaluation of design flow, methodologies and design tools; Prediction of interconnect delays; Ways for addressing submicron-process technology.

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics