TITLE

Dual insulated-gate field-effect transistors with cadmium sulfide active layer and a laminated polymer dielectric

AUTHOR(S)
Meth, J. S.; Zane, S. G.; Nunes Jr., G.
PUB. DATE
April 2004
SOURCE
Applied Physics Letters;4/12/2004, Vol. 84 Issue 15, p2922
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
We report the fabrication of dual insulated gate thin-film transistors with chemical-bath deposited cadmium sulfide active layers. The cadmium sulfide was deposited from solution onto thermally oxidized silicon wafers to form the first semiconductor–dielectric interface. The terpolymer poly(tetrafluoroethylene-co-vinylidenefluoride-co-propylene) was laminated onto the semiconductor to create the second semiconductor–dielectric interface. This device geometry allows direct comparison of the behavior of the accumulated charge at these two very different interfaces. The mobility values for these devices are in the 0.1–1 cm2/Vs range, while the on/off ratios vary from 102 to 105. The ability to laminate a dielectric to a semiconductor enables new processing routes for large area transistor arrays. © 2004 American Institute of Physics.
ACCESSION #
12754091

 

Related Articles

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics