Three-terminal Si-based negative differential resistance circuit element with adjustable peak-to-valley current ratios using a monolithic vertical integration

Chung, Sung-Yong; Jin, Niu; Berger, Paul R.; Yu, Ronghua; Thompson, Phillip E.; Lake, Roger; Rommel, Sean L.; Kurinec, Santosh K.
April 2004
Applied Physics Letters;4/5/2004, Vol. 84 Issue 14, p2688
Academic Journal
Si-based resonant bipolar transistors are demonstrated by the monolithic vertical integration of Si-based resonant interband tunnel diodes atop the emitter of Si/SiGe heterojunction bipolar transistors (HBTs) on a silicon substrate. In the common emitter configuration, IC versus VCE shows negative differential resistance characteristics. The resulting characteristics are adjustable peak-to-valley current ratios, including infinite and negative values, and tailorable peak current densities by the control of the HBT base current under room temperature operation. With the integrated RITD-HBT combination, latching properties which are the key operating principle for high-speed mixed-signal, memory, and logic circuitry, are experimentally demonstrated. © 2004 American Institute of Physics.


Related Articles

  • CONTROL CURRENT AND VOLTAGE PRECISELY FOR REGULATORS, OSCILLATORS, AND AMPS. Mirsky, Gregory // Electronic Design;10/1/2009, Vol. 57 Issue 20, p59 

    The article presents the electronic design of a current regulator. It states that the circuit is designed to deliver high current stability of around 1.7% within a temperature range above 125 degree Celsius. The device employs a unique composition of thermal coefficients of bipolar transistors...

  • Design of Gate-Ground-NMOS-Based ESD Protection Circuits with Low Trigger Voltage, Low Leakage Current, and Fast Turn-On. Yong-Seo Koo; Kwangsoo Kim; Shihong Park; Kwidong Kim; Jong-Kee Kwon // ETRI Journal;2009, Vol. 31 Issue 6, p725 

    In this paper, electrostatic discharge (ESD) protection circuits with an advanced substrate-triggered NMOS and a gate-substrate-triggered NMOS are proposed to provide low trigger voltage, low leakage current, and fast turn-on speed. The proposed ESD protection devices are designed using 0.13...

  • Thermal stability of current gain in InGaP/GaAsSb/GaAs double-heterojunction bipolar transistors. Yan, B. P.; Hsu, C. C.; Wang, X. Q.; Yang, E. S. // Applied Physics Letters;11/8/2004, Vol. 85 Issue 19, p4505 

    The thermal stability of current gain in InGaP/GaAsSb/GaAs double-heterojunction bipolar transistors (DHBTs) is investigated. The experimental results show that the current gain in the InGaP/GaAsSb/GaAs DHBTs is nearly independent of the substrate temperature at collector current densities >10...

  • Current transport mechanisms and their effects on the performances of InP-based double heterojunction bipolar transistors with different base structures. Zhi Jin; Prost, W.; Neumann, S.; Tegude, F. J. // Applied Physics Letters;4/12/2004, Vol. 84 Issue 15, p2910 

    InP-based double heterojunction bipolar transistors (DHBTs) with different base structures were studied. The base structures are InGaAs with and without graded composition and GaAsSb. Both of the terminal currents of InP/GaAsSb/InP DHBT in forward and reverse modes are limited by the carrier...

  • Model Diacs And Triacs For AC-Line Control. GANESAN, APPARAJAN // Electronic Design;11/7/2013, Vol. 61 Issue 13, p71 

    The article offers information regarding the use of diac and triac switches for line-voltage control. It highlights a traditional approach which aims to model diacs and triacs with the use of bipolar transistors and diodes. It also highlights issues when designing test circuits for electronic...

  • Simulate input-offset current for current mirrors. Bauwelinck, Johan; Travis, Bill // EDN;6/24/2004, Vol. 49 Issue 13, p84 

    This article provides information on simulating the output-offset current of a current mirror. It can be done by simply applying an input current, measuring the output current and calculating the difference. This output-offset current, however, is not equal to the input-offset current,...

  • InP HBTs to top 150GHz. Minh Le // Solid State Technology;Jul2004, Vol. 47 Issue 7, p55 

    Discusses the process yield limitations of standard compound-semiconductor manufacturing techniques that prevent increase integration of submicron devices into ever-smaller circuit dimensions. Demonstration of a static-frequency divider circuits; Description of submicron devices; Development of...

  • Magnetically controlled two-terminal device with negative differential resistance and N-type current-voltage characteristic. Chaplygin, Yu.; Galushkov, A.; Semenov, A.; Usanov, D. // Semiconductors;Dec2008, Vol. 42 Issue 13, p1536 

    The results of studying the effect of a dc magnetic field on the operating conditions of an active two-terminal device, including a two-collector bipolar magnetotransistor as a magnetosensitive element in the control circuit are reported. The possibility of implementing a magnetically controlled...

  • Practical transistor circuits. Marston, Ray // Electronics Now;May94, Vol. 65 Issue 5, p63 

    Presents bipolar junction transistor (BJT) circuit projects. Power amplifiers; Scratch/rumble filters; Noise circuits; Astable multivibrators; Inductance-capacitance (LC) oscillators; Conductive water switch; Lie detector; Schematic diagrams; Parts lists.


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics