TITLE

IBM ESERVER SHATTERS RECORD FOR COMPUTING POWER

PUB. DATE
April 2004
SOURCE
UNIX Update;Apr2004, Vol. 15 Issue 4, p1
SOURCE TYPE
Trade Publication
DOC. TYPE
Article
ABSTRACT
Using half the number of chips, IBM has announced that an eServer p690 server system with 32 POWER4+ microprocessors running on DB2 Universal Database has shattered the world record for computing processor power, as of April 2004. The record-setting performance was achieved on the independent Transaction Processing Performance Council's TPC-C benchmark. In addition to its unprecedented transactional prowess, the system also proved to be a much better value than the Hewlett-Packard Itanium 2-based Superdome system. According to the TPC-C benchmark, an IBM eServer p690 processed 1,025,486 transactions per minute at a cost of $5.43. The performance tops all non-clustered results announced by any vendor and demonstrates a clear price/performance advantage for business customers. The system is the most popular high-end UNIX server on the market. According to IDC, IBM has shipped more eServer p690 systems than either Superdome UNIX systems of Hewlett-Packard or Sun's high-end UNIX systems. Having been termed the first server on a chip, the POWER microprocessor architecture of IBM is the industry's leading solution for 64-bit applications. The POWER architecture offers customers open, innovative technology solutions that complement the growing demand for 64-bit applications.
ACCESSION #
12705088

 

Related Articles

  • IBM adds Power to RS/6000. Lapolla, Stephanie // PC Week;10/16/95, Vol. 12 Issue 41, p126 

    Reports on International Business Machines Corp.'s (IBM) finalization of plans to fold its Power Personal Systems unit into the RS/6000 division. Shift in its reduced instruction set computing (RISC) product strategies; Plans for two new architectures.

  • IBM rolls out Power2 RISC, sets roadmap. Krause, Reinhardt // Electronic News;9/27/93, Vol. 39 Issue 1982, p1 

    Reports on International Business Machines (IBM) Corp.'s introduction of the Power2 reduced instruction set computing architecture. Features; Putting the chipset in a multilayer for ceramic carrier; IBM engineers' opting for increased parallelism in the design; Features of the Power Server 990;...

  • IBM prepares for AAS test.  // Aviation Week & Space Technology;8/23/1993, Vol. 139 Issue 8, p39 

    Reports on the development by IBM Corp. of a RISC microprocessor for tests of the Federal Aviation Administration's Advanced Automation System. Air traffic control modernization program; Question of system stability under peak load and simultaneous operations; Third milestone goals.

  • Enhanced powerPC CPU trims power for portable PCs. Bursky, Dave // Electronic Design;11/1/93, Vol. 41 Issue 22, p36 

    Features the MPC603 (PowerPC 603) RISC processor designed jointly by IBM Corp. and Motorola Inc. Target at portable computer systems and entry-level desktop computers; Fabrication process; Split caches; Power management; Efficiency; Contact information.

  • Toshiba, Sony and IBM develop Cell processor. Savvas, Antony // Computer Weekly;2/15/2005, p20 

    This article reports that IBM Corp., Sony Corp. and Toshiba Corp. have developed a chip based on the PowerPC architecture that can deliver processing speeds of 4GHz — twice as fast as Intel's new Montecito chip. Cell is a multicore chip comprising a 64-bit Power processor core and...

  • IBM client, server reorganization continues. Boudette, Neal // PC Week;1/24/94, Vol. 11 Issue 3, p111 

    Reports on the effect of IBM's reorganization of business operations into client and server groups upon its development of low-end RS/6000 and PowerPC-based workstations. Establishment and management of Power Personal Systems division; Designation of role for RISC System/6000 Division.

  • RISC chips scaling new heights. Boudette, Neal // PC Week;10/10/94, Vol. 11 Issue 40, p15 

    Reports that IBM and MIPS Technologies will announce new RISC chips to give corporate buyers a preview of the power coming in high-end workstations and servers due by the third quarter of 1995. PowerPC 620 chip from IBM and Motorola; MIPS' T5 processor; PA-RISC 8000 processor from...

  • Post-PReP standard will unify PowerPC. Howard, Stephen; Boudette, Neal // PC Week;10/10/94, Vol. 11 Issue 40, p1 

    Reports on Apple Computer Inc.'s negotiations with IBM to develop a unified RISC hardware platform amid speculation that Motorola Inc. might buy or invest in Apple. IBM and Motorola's acceptance of PowerPC Reference Platform (PReP); Discussion of the possibility of IBM building Power Mac clones.

  • IBM shifts the balance of Power. Caruso, Jeff // Network World;4/5/2004, Vol. 21 Issue 14, p42 

    This article talks about the press event of IBM Corp. in New York. Rumors of the anticipated official launch of the Power5 reduced instruction set computer processors did not come about. What transpired was the displayed by IBM regarding the processors. IBM has foreseen the limitations in the...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics