TITLE

Extreme processors use multiple architectures

AUTHOR(S)
Wilson, Andrew
PUB. DATE
March 2004
SOURCE
Vision Systems Design;Mar2004, Vol. 9 Issue 3, p9
SOURCE TYPE
Periodical
DOC. TYPE
Article
ABSTRACT
Features several processors with multiple architectures for embedded-video and image-processing applications. ECE 3400 multiprocessor digital signal processing from Cradle Technologies Inc.; CS30 array processor from ClearSpeed Technology Inc.
ACCESSION #
12595893

 

Related Articles

  • ClearSpeed shows chip that can upgrade PC to supercomputer. Manners, David // Electronics Weekly;11/19/2003, Issue 2124, p4 

    Bristol-based parallel proc-essing firm ClearSpeed Technology Ltd. showed off its first chip this week that it claims can upgrade a PC to a supercomputer. At Supercomputing 2003 in Phoenix, the chip ran protein docking code and fast Fourier transforms. Each chip implements 64 processing elements...

  • PICMG processor card has 1Gbyte memory.  // Electronics Weekly;9/7/2005, Issue 2208, p31 

    This article reports that the electronics equipment manufacturer Wordsworth Technology is offering an all-in-one full size processor card for mid-range performance and low power applications. The Rocky-C800EV processor card implements a 1GHz embedded processor. A hardware monitor for central...

  • Untitled.  // Electronics Weekly;1/20/2010, Issue 2412, p15 

    The article discusses the role of x86 architecture of Intel Corp. in the world of computing. It has been stated that Quad-core 64-bit processors with massive processing potential are solving problems related to embedded systems. In a system which typically require a personal computer (PC) most...

  • Effective Scheduling Algorithm and Scheduler Implementation for use with Time-Triggered Co-operative Architecture. Kuankid, S.; Aurasopon, A.; Sa-Ngiamvibool, W. // Electronics & Electrical Engineering;2014, Vol. 20 Issue 6, p122 

    Time-triggered Co-operative (TTC) scheduler provides a simple and reliable operating environment that matches precisely the needs for use in safety-related applications. However, in the design and implementation phases, such scheduler may be suffered from several failure modes that are the...

  • Put unused DMA channels to work. Young, Greg // Electronic Design;8/05/96, Vol. 44 Issue 16, p104 

    Presents the application of direct memory access (DMA) of popular embedded processors. Transformation of DMA channels into handy 16-bit counter; Performance of dummy DMA transfer; Counter requirements; Setting up of DMA channels for longer counts.

  • EFFECT OF THREAD LEVEL PARALLELISM ON THE PERFORMANCE OF OPTIMUM ARCHITECTURE FOR EMBEDDED APPLICATIONS. Alipour, Mehdi; Taghdisi, Hojjat // International Journal of Embedded Systems & Applications;Mar2012, Vol. 2 Issue 1, p15 

    According to the increasing complexity of network application and internet traffic, network processor as a subset of embedded processors have to process more computation intensive tasks. By scaling down the feature size and emersion of chip multiprocessors (CMP) that are usually multi-thread...

  • Software performs debouncing for large array of switches. Ursoleo, John // Electronic Design;10/3/94, Vol. 42 Issue 20, p40ES 

    Describes an algorithm that can debounce many banks of mechanical switches in an embedded system. Provision of programmable debounce for closed and open states; Simultaneous processing of switches that are in transition; Array requirement for implementation.

  • Exploiting parallelism. Evans-Pughe, Christine // Electronics Weekly;7/13/2005, Issue 2202, p20 

    The article focuses on the array chip manufacturing companies. PicoChip Inc. secured $20.5 million in third round funding, with Intel Corp. featuring amongst the investors in June 2005. The company ClearSpeed also had a successful June 2005 with its first public demonstration of the CSX600...

  • Tool Suite Enables Designers To Craft Customized Embedded Processors. Bursky, Dave // Electronic Design;02/08/99, Vol. 47 Issue 3, p33 

    Describes how to create an optimized solution for embedded microprocessor applications using a logic-efficient central processing unit and instruction-set architecture called Xtensa developed by Tensilica Inc. Differentiation of applications by examining program size, instruction mix and...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics