TITLE

Low temperature InP/Si wafer bonding

AUTHOR(S)
Tong, Q.-Y.; Gan, Q.; Hudson, G.; Fountain, G.; Enquist, P.
PUB. DATE
February 2004
SOURCE
Applied Physics Letters;2/2/2004, Vol. 84 Issue 5, p732
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
An oxide-free, covalently bonded interface of InP/silicon wafer pairs has been realized at low temperature by B[sub 2]H[sub 6] plasma treatment of bonding surfaces in the reactive ion etch mode followed by a HF dip and room temperature bonding in air. The bonding energy reaches InP fracture surface energy of 630 mJ/m2 at 200 °C. A total B-doped amorphous layer of about 15 Å with peak concentration of ∼2×10[sup 20] cm[sup -3] was detected at the bonding interface. The release of hydrogen at low temperature from B–H complexes and subsequent absorption of the atomic hydrogen by the amorphous layer at the bonding interface is most likely responsible for the enhanced bonding energy. © 2004 American Institute of Physics.
ACCESSION #
12063214

 

Related Articles

  • TSV is the hot tip for 3D design. Wilson, Richard // Electronics Weekly;10/19/2011, Issue 2484, p23 

    In this article, the author discusses the benefits of through-silicon via (TSV) on-chip interconnection of memory, processor, and sensor elements.

  • Wafer-scale integration of GaAs optoelectronic devices with standard Si integrated circuits using a low-temperature bonding procedure. Georgakilas, A.; Deligeorgis, G.; Aperathitis, E.; Cengher, D.; Hatzopoulos, Z.; Alexe, M.; Dragoi, V.; Gösele, U.; Kyriakis-Bitzaros, E. D.; Minoglou, K.; Halkias, G. // Applied Physics Letters;12/30/2002, Vol. 81 Issue 27, p5099 

    A methodology for the heterogeneous integration of epitaxial GaAs wafers with fully processed standard bipolar complementary metal-oxide-semiconductor Si wafers is presented. The complete low-temperature wafer bonding process flow, including procedures for the Si wafer planarization and GaAs...

  • Novel wafer-bonding scheme reduces cost, simplifies processing. Bursky, Dave // Electronic Design;8/21/95, Vol. 43 Issue 17, p48 

    Reports on Soitec SA's development of a process called Unibond that combines silicon-on-insulator (SOI) and wafer-bonding technologies to reduce material cost and deliver high yields. Advantages of applying Unibond; Application of the Unibond/Smart Cut process to complementary metal oxide...

  • Versatile pattern generation of periodic, high aspect ratio Si nanostructure arrays with sub-50-nm resolution on a wafer scale. Ho, Jian-Wei; Wee, Qixun; Dumond, Jarrett; Tay, Andrew; Chua, Soo-Jin // Nanoscale Research Letters;Dec2013, Vol. 8 Issue 1, p1 

    We report on a method of fabricating variable patterns of periodic, high aspect ratio silicon nanostructures with sub-50-nm resolution on a wafer scale. The approach marries step-and-repeat nanoimprint lithography (NIL) and metal-catalyzed electroless etching (MCEE), enabling near perfectly...

  • The industy's worship of R[sub a] in gas system plumbing. Drexel, Chuck // Solid State Technology;Aug2003, Vol. 46 Issue 8, p30 

    Focuses on the significance of R[sub a] in gas system plumbing. Need to keep silicon wafer surfaces free of foreign materials; Indication of R[sub a]'s roughness aspect; Instrument used in measuring the surface roughness of R[sub a]. INSET: Ra: The ancient god of the sun.

  • Simple, Fast, and Cost-Effective Fabrication of Wafer-Scale Nanohole Arrays on Silicon for Antireflection. Di Di; Xuezhong Wu; Peitao Dong; Chaoguang Wang; Jian Chen; Haoxu Wang; Junfeng Wang; Shengyi Li // Journal of Nanomaterials;2014, p1 

    A simple, fast, and cost-effective method was developed in this paper for the high-throughput fabrication of nanohole arrays on silicon (Si), which is utilized for antireflection.Wafer-scale polystyrene (PS)monolayer colloidal crystal was developed as templates by spin-coatingmethod.Metallic...

  • Applied Launches Single-Wafer High-Current Implanter. Chappell, Jeff // Electronic News;7/5/2004, Vol. 50 Issue 27, pN.PAG 

    Focuses on Quantum X, a single-wafer low current/high energy ion implanter launched by Applied Materials. Problems being faced by chipmakers in using batch high current implanters; Similarity of interconnect technology and transistor technology in terms of advanced technology nodes; Advantages...

  • Nickel selective etch for contacts on Ge based devices. Sebaai, Farid; Witters, Liesbeth; Holsteyns, Frank; Yukifumi, Yoshida; Mertens, Paul W.; De Gendt, Stefan // Solid State Phenomena;2014, Vol. 219, p105 

    The article focuses on the study of nickel (Ni) selective etch for contacts on general electric (Ge) based devices. Topics discussed include the use of Ge in complementary metal-oxide-semiconductor (CMOS) integration, contact scheme using a salicide process wherein NiGe has replaced the nickel...

  • CoWoS process cuts power, boosts performance, shrinks footprint. TZOU, JERRY // Solid State Technology;Nov2012, Vol. 55 Issue 9, p28 

    The article offers information on the chip-on-wafer-on-substrate (CoWoS) integrated process technology by TSMC Corp. It says that CoWoS uses a silicon wafer with through-silicon vias (TSVs) as a carrier to incorporate multiple chips in a device in order ot lessen power, lessen form factor, and...

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics