FPGAs increase image-processing throughput

Wilson, Andrew
January 2004
Vision Systems Design;Jan2004, Vol. 9 Issue 1, p10
Features the Tsunami field-programmable-gate-array (FPGA) processor family from SBS Technologies. Necessity of using FPGA to increase the speed of image-processing algorithms; Method of programming explored by SBS Technologies to program the Tsunami board.


Related Articles

  • DESIGN AND IMPLEMENTATION OF MODIFIED DISTRIBUTIVE ARITHMETIC BASED DWT ARCHITECTURE USING FPGA. Senthil Kumar, S.; Radhakrishnan, R.; Priyadharshini, K. // Applied Mechanics & Materials;2014, Issue 550, p172 

    This paper presents a modified distributive arithmetic based DWT architecture and is implemented in FPGA. The modified DA-DWT architecture has a latency of 44 clock cycles and a throughput of 4 clock cycles. This design is twice faster than the reference design and is thus suitable for...

  • Greater Graphics. Lok, Corie // Technology Review;Sep2005, Vol. 108 Issue 9, p84 

    The article discusses a research on desktop computer graphics using ray tracing which appeared in a 2005 issue of ACM Transactions on Graphics. Researchers from Saarland University in Saarbrücken,Germany, have developed a prototype chip that can render desktop computer graphics in real time...

  • Atmel FPGA touted as DSP coprocessor.  // Electronic News;1/15/96, Vol. 42 Issue 2099, p44 

    Informs that Atmel is taking the wraps off of 20,000-gate AT6010. The product as the highest density member of its AT6000 family of static random access memory (SRAM)-based field programmable gate arrays (FPGA); Features; Price.

  • Xilinx Shipping 2 in V-2Pro Family. Morrison, Gale // Electronic News;3/4/2002, Vol. 48 Issue 10, p16 

    Reports that Xilinx is set to release its Virtex-II Pro field programmable gate arrays. Features of the Virtex-II Pros; Implication of the Virtex-II Pros to Xilinx.

  • Semiconductors.  // Electronic News;10/28/96, Vol. 42 Issue 2140, p18 

    Presents a diagram of Lucent Technologies' field programmable gate array (FPGA) family dubbed the ORCA 3C, which features programmable function units (PFUs). Rollout of devices in 1997; Pricing.

  • Speedy deciphering in bioinformatics.  // R&D Magazine;Jul2002, Vol. 44 Issue 7, p14 

    Announces that U.S. researchers have completed the testing of a DeCypher accelerated Sun Fire machine. Number of central processing units (CPU) that would be added to match the speed of the Sun Fire; Companies which conducted the tests; Use of the field programmable gate array chips.

  • Reconfigurable hardware implementation of a phase-correlation stereoalgorithm. Darabiha, Ahmad; MacLean, W. James; Rose, Jonathan // Machine Vision & Applications;Jun2006, Vol. 17 Issue 2, p116 

    This paper describes the implementation of a stereo-vision system using Field Programmable Gate Arrays (FPGAs). Reconfigurable hardware, including FPGAs, is an attractive platform for implementing vision algorithms due to its ability to exploit parallelism often found in these algorithms, and...

  • CCD cameras embed imaging algorithms. Wilson, Andrew // Vision Systems Design;May2007, Vol. 12 Issue 5, p49 

    The article focuses on the image-processing and machine-vision algorithms that are being embedded in cameras to increase their performance. It states that there are three types of image-processing algorithms such as point operations, neighborhood operations, and recursive operations. It mentions...

  • Algorithm to FPGA design tools. Melling, Larry // Electronics Weekly;9/3/2008, Issue 2350, p19 

    The article discusses some tools for simplifying the path from image and signal processing algorithms to an FPGA (field-programmable gate array). The author says that to dramatically simplify the path from image and signal processing algorithms to FPGA implementation, designers should choose an...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics