TITLE

Effective Worst-Case Execution Time Analysis of DO178C Level A Software

AUTHOR(S)
Law, Stephen; Bennett, Mike; Hutchesson, Stuart; Ellis, Ivan; Bernat, Guillem; Colin, Antoine; Coombes, Andrew
PUB. DATE
September 2015
SOURCE
Ada User Journal;Sep2015, Vol. 36 Issue 3, p182
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
This paper presents the industrial experience of applying an approach to Worst-Case Execution Time (WCET) Analysis that combines analysis and measurement to support a newly developed embedded microprocessor. It outlines an effective method that provides robust results to support certification requirements and offers additional business advantages. The approach outlined in this paper is shown to have been made possible through the use of a highly-structured software architecture, reuse of existing test cases, careful hardware design and use of a Commercial-Off-The-Shelf (COTS) toolset: RapiTime provided by Rapita Systems Ltd.
ACCESSION #
114559133

 

Related Articles

  • Coprocessor.  // Network Dictionary;2007, p123 

    A definition of the term "Coprocessor" is presented. It refers to a specially designed processing unit to assist the central processing unit (CPU) in performing special tasks faster than they can be executed by software running in the main processor. Other frequently-used coprocessors are for...

  • Processor.  // Network Dictionary;2007, p387 

    A definition of the term "processor" is presented. Also known as central processing unit (CPU), it refers to the part of a computer that interprets and carries out data and instructions contained in the software. It is noted that microprocessors are CPUs that are manufactured on integrated circuits.

  • Research on Trust Management for Heterogeneous System. Yue-jin Zhang // Advances in Information Sciences & Service Sciences;Jun2012, Vol. 4 Issue 10, p44 

    In this paper, we propose a heterogeneous system, the trust management approach, comprehensive coverage of the analysis / modeling and management of the trust relationship of trust developed in a consistent manner. Heterogeneous systems in the specific features of the trust relationship are...

  • Semi-automated process of adaptation of platform dependent parts of embedded operating systems. Vojtko, Martin; Krajčovič, Tibor // Journal of Electrical Engineering;Mar2017, Vol. 68 Issue 2, p87 

    Each year manufacturers develop new processors. As a reaction to this continuous development, the developers of software have to adapt their software to those new processors. As a minimal requirement, the code of an operating system has to be changed to enable the execution of other user...

  • Detection of Weak Spots in Benchmarks Memory Space by using PCA and CA. Parchur, Abdul Kareem; Noorbasha, Fazal; Singh, Ram Asaray // Leonardo Electronic Journal of Practices & Technologies;Jan-Jun2010, Issue 16, p43 

    This paper describes the weak spots in SPEC CPU INT 2006 Benchmarks memory space by using Principal Component Analysis and Cluster Analysis. We used recently published SPEC CPU INT 2006 Benchmark scores of AMD Opteron 2000+ and AMD Opteron 8000+ series processors. The four most significant PCs,...

  • Software-based self-test generation for microprocessors with high-level decision diagrams. Jasnetski, Artjom; Ubar, Raimund; Tsertov, Anton; Brik, Marina // Proceedings of the Estonian Academy of Sciences;2014, Vol. 63 Issue 1, p48 

    This paper presents a novel approach to automated behavioural level test program generation for microprocessors using the model of high-level decision diagrams (HLDD) for representing instruction sets. The methodology of using HLDDs for modelling of microprocessors, and a new HLDD-based fault...

  • SolarWinds Updates Network Performance Monitor. Eddy, Nathan // eWeek;7/31/2014, p7 

    The article reports on Network Performance Monitor, a monitoring solution created by information technology management software supplier SolarWinds that provides deep packet inspection and analysis technology for repairing network faults, traffic and latency. The solution also provides network...

  • Improving the Performance of CPU Architectures by Reducing the Operating System Overhead (Extended Version). Zagan, Ionel; Gaitan, Vasile Gheorghita // Electrical, Control & Communication Engineering;Jul2016, Vol. 10 Issue 1, p13 

    The predictable CPU architectures that run hard real-time tasks must be executed with isolation in order to provide a timing-analyzable execution for real-time systems. The major problems for real-time operating systems are determined by an excessive jitter, introduced mainly through task...

  • HOW TO OVERCLOCK IVY BRIDGE E.  // Custom PC;Dec2013, Issue 123, p58 

    The article offers step-by-step instructions for overclocking an Ivy Bridge E Core i-7 desktop processor.

  • MIPS marks 30 years and still going strong.  // Electronics Weekly;1/27/2016, Issue 2654, p4 

    The article focuses on the 30th anniversary of the launch of the MIPS R2000 microprocessor.

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics