TITLE

A primer for rationally choosing SoC architecture

AUTHOR(S)
Frantz, Gene
PUB. DATE
October 2003
SOURCE
Portable Design;Oct2003, Vol. 9 Issue 10, p34
SOURCE TYPE
Periodical
DOC. TYPE
Article
ABSTRACT
Presents guidelines for choosing a system on a chip (SoC) architecture. Product attributes that should be considered by system designers; Categories of functions and features; Guidelines for mapping a system into processing elements.
ACCESSION #
11143654

 

Related Articles

  • Choose The Right Multiprocessor For Your Embedded System. Pope, Steven // Electronic Design;2/2/2004, Vol. 52 Issue 3, p67 

    Discusses information on the multiprocessor designs for embedded electronic systems. Reduction of costs through considerations in the design of a single microprocessor; Emphasis on multiprocessing as the lower-cost option; Need to evaluate the impact of using a satellite processor.

  • Guaranteed Bounds for the Control Performance Evaluation in Distributed System Architectures. Bund, Tobias; Moser, Steffen; Kollmann, Steffen; Slomka, Frank // International Conference on Real-Time & Embedded Systems;Nov2010, pR-105 

    Controlling physical systems is a common task of embedded systems. The requirements for a control system are correctness, stability and control performance. This leads to real-time constraints which have to be hold by the implemented controller. We present an approach that supports the control...

  • Evaluation of the Disydent Co-design Flow for an MJPEG Case Study. Smiri, K.; Jemai, A.; Ammari, A. C. // International Review on Computers & Software;Mar2008, Vol. 3 Issue 2, p164 

    Embedded multimedia applications on Multi Processor Systems on Chip (MPSoC) have to answer several performance constraints. This present work is structured on tow parts. First, we have exploited the design method of the framework Disydent using an example of multimedia application (MJPEG...

  • Boosting Parallel Applications Performance on Applying DIM Technique in a Multiprocessing Environment. Rutzig, Mateus B.; Beck, Antonio C. S.; Madruga, Felipe; Alves, Marco A.; Freitas, Henrique C.; Maillard, Nicolas; Navaux, Philippe O. A.; Carro, Luigi // International Journal of Reconfigurable Computing;2011, p1 

    Limits of instruction-level parallelism and higher transistor density sustain the increasing need formultiprocessor systems: they are rapidly taking over both general-purpose and embedded processor domains. Current multiprocessing systems are composed either of many homogeneous and simple cores...

  • STG-NoC: A Tool for Generating Energy Optimized Custom Built NoC Topology. Jain, Surbhi; Choudhary, Naveen; Singh, Dharm // International Journal of Computer Applications;Jan2014, Vol. 85, p22 

    Network on Chip (NoC) has emerged as a viable solution to the complex communication requirements of constantly evolving System on Chip (SoC). The communication centric architecture of NoC can be optimized across a variety of parameters as per the design requirements. With the development of...

  • Design and Debugging of Parallel Architectures Using the ISAC Language. Přikryl, Zdeněk; Křoustek, Jakub; Hruška, Tomáš; Kolář, Dušan; Masařík, Karel; Husár, Adam // International Conference on Real-Time & Embedded Systems;Nov2010, pR-3 

    Trend of nowadays embedded systems is placing more than one application-specific instruction set processor (ASIP) on one chip (multi-processor systems on a chip). This allows parallel processing of multimedia and network applications, where input is usually a data stream. Each of these...

  • Energy- and reliability-aware task scheduling onto heterogeneous MPSoC architectures. Tosun, Suleyman // Journal of Supercomputing;Oct2012, Vol. 62 Issue 1, p265 

    Scheduling periodic tasks onto a multiprocessor architecture under several constraints such as performance, cost, energy, and reliability is a major challenge in embedded systems. In this paper, we present an Integer Linear Programming (ILP) based framework that maps a given task set onto an...

  • A Low Area Overhead IEEE-1500-Compliant Wrapper for Embedded Memories. Songhorzadeh, M.; Asli, R. Niaraki // International Journal of Computer Theory & Engineering;Dec2012, Vol. 4 Issue 6, p944 

    Integrating numerous cores of different types into an SOC, makes the test process a complex activity. The need for a standard test infrastructure has led to the development of IEEE Std 1500 which is a modular and scalable test interface, enables test and diagnosis of embedded cores and...

  • MIPS SoC Does Double Duty. Wong, William // Electronic Design;5/27/2002, Vol. 50 Issue 11, p38 

    Explores NEC Corp.'s millions instructions per second-based Vr7701 systems on chip for high-performance embedded network applications. Horsepower of Vr7701; Design and capabilities; Prices.

  • Study of Network on Chip resources allocation for QoS Management. Helali, Abdelhamid; Soudani, Adel; Bhar, Jamila; Nasri, Salem // Journal of Computer Science;2006, Vol. 2 Issue 10, p770 

    The increasing complexity of integrated circuits and application requirements drive the research of new on-chip interconnection architectures. A network on chip draws on concepts inherited from distributed systems and computer networks subject areas to interconnect IP cores in a structured and...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics