TITLE

Balancing Static and Dynamic Timing Analysis

AUTHOR(S)
Bell, Graham
PUB. DATE
September 2003
SOURCE
Electronic News;9/15/2003, Vol. 49 Issue 37, pN.PAG
SOURCE TYPE
Trade Publication
DOC. TYPE
Article
ABSTRACT
Presents information on static timing analysis (STA) and hybrid timing analysis (HTA). Use of STA method in timing verification in integrated circuit design; Comparison of the two methods; Benefits of HTA.
ACCESSION #
11116863

 

Related Articles

  • Get Faster Verification For Less Power. Rizzatti, Laura // Electronic Design;6/23/2011, Vol. 59 Issue 8, p16 

    The article focuses on the significance of verifications in developing an integrated circuit (IC) design in the electronics industry in the U.S. It discusses the relationship between power and time in creating energy and the need to balance both. It recommends the use of verification to attain...

  • EDA Startup Launches First Tool.  // Electronic News;5/30/2005, Vol. 51 Issue 22, pN.PAG 

    Reports on an analog/RF integrated circuit verification tool launched by Berkeley Design Automation Inc. to address the major verification challenges in the design of high-performance analog/RF integrated circuits (IC). Features of the PLL Noise Analyzer launched by the company; Background on...

  • A TURN-OFF. WILSON, RON // EDN;10/16/2008, Vol. 53 Issue 21, p32 

    The article contends that advanced power management techniques in integrated circuit design can cause vast difficulties in the verification process. According to the author, most logic-level power-management techniques are implemented to reduce static and dynamics power. To reduce static power,...

  • Off-Chip Skew Measurement and Compensation Module (SMCM) Design for Built-Off Test Chip. Han, Kihyuk; Park, Joonsung; Lee, Jae; Chung, Jaeyong; Byun, Eonjo; Woo, Cheol-Jong; Oh, Sejang; Abraham, Jacob // Journal of Electronic Testing;Aug2011, Vol. 27 Issue 4, p429 

    Skew calibration and compensation are critical ATE features for reliable functional test, particularly for applications such as memory chips since most mainstream memories use a source-synchronous interface. This paper presents a new Skew Measurement and Compensation Module (SMCM) design for...

  • DFM-tool start-up claims big power and yield gains. Santarini, Michael // EDN;6/8/2006, Vol. 51 Issue 12, p36 

    The article provides information on Blaze Mo, a tool which can reduce transistor leakage power, leakage variability and improve timing without the need for changing the layouts of 90- and 65-nm integrated circuit designs, as claimed by its manufacturer BlazeDFM. Blaze Mo runs concurrently with...

  • REFERENCE DESIGNS OPEN DOORS IN TAIWAN. Pan, Mike // EDN;11/8/2007, Vol. 52 Issue 23, p78 

    The article focuses on the use of reference designs in the Taiwanese electronics industry. Integrated circuit (IC) vendors offer their customers with reference design that reduce time to reaching volume production by enabling manufacturability. According to Allen Su, a senior engineer at...

  • Increasing abstraction makes DFT more effective.  // EDN Europe;Jan2008, Vol. 53 Issue 1, p18 

    The article presents the author's views regarding the usefulness of design-for-test (DFT) functionality in testing the integrated circuits. The author states that chip quality is compromised in new deep submicron technologies because new defect types appear all the time. He adds that novel DFT...

  • Accelerating the design cycle and reducing unknowns in new PRODUCT DEVELOPMENT. Gohlar, Jas // Electronics World;Dec2010, Vol. 116 Issue 1896, p22 

    The article discusses the importance of reference designs, evaluation kits and development boards in the electronics market in Great Britain. Accordingly, evaluation kits, reference designs, and development boards simplify circuit design tasks and lessen the risk of the required multiple stages...

  • Advanced Verification Techniques for System-On-a-Chip Designs. Caporossi, Dino // ECN: Electronic Component News;Jul2001 Part 1 of 2, Vol. 45 Issue 8, p96 

    Highlights importance of considering the functional aspects of the System-on-a-chip design earlier in the design flow. Use of formal verification; Difficulty in verifying a design block; Open source library of sophisticated assertion monitors; Implementation verification.

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics