TITLE

Novel CNFET Technology Based 3 Bit Flash ADC for Low-Voltage High Speed SoC Application

AUTHOR(S)
Gowri sankar, P. A.; Sathiyabama, G.
PUB. DATE
March 2016
SOURCE
International Journal of Engineering Research in Africa;2016, Vol. 19, p19
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
The continuous scaling down of metal-oxide-semiconductor field effect transistors (MOSFETs) led to the considerable impact in the analog-digital mixed signal integrated circuit design for system-on-chips (SoCs) application. SoCs trends force ADCs to be integrated on the chip with other digital circuits. These trends present new challenges in ADC circuit design based on existing CMOS technology. In this paper, we have designed and analyzed a 3-bit high speed, lowvoltage and low-power flash ADC at 32nm CNFET technology for SoC applications. The proposed ADC utilizes the Threshold Inverter Quantization (TIQ) technique that uses two cascaded carbon nanotube field effect transistor (CNFET) inverters as a comparator. The TIQ technique proposed has been developed for better implementation in SoC applications. The performance of the proposed ADC is studied using two different types of encoders such as ROM and Fat tree encoders. The proposed ADCs circuits are simulated using Synopsys HSPICE with standard 32nm CNFET model at 0.9 input supply voltage. The simulation results show that the proposed 3 bit TIQ technique based flash ADC with fat tree encoder operates up to 8 giga samples per second (GSPS) with 35.88μW power consumption. From the simulation results, we observed that the proposed TIQ flash ADC achieves high speed, small size, low power consumption, and low voltage operation compared to other low power CMOS technology based flash ADCs. The proposed method is sensitive to process, temperature and power supply voltage variations and their impact on the ADC performance is also investigated.
ACCESSION #
110337454

 

Related Articles

  • High Performance Double Edge Triggered D Flip-Flop Based Shift Registers Using CNTFET. Ravi, T.; Kannan, V. // IUP Journal of Electrical & Electronics Engineering;Jan2014, Vol. 7 Issue 1, p19 

    In this paper, a high performance Double Edge Triggered D Flip Flop-based Serial in Serial Out (SISO), Serial In Parallel Out (SIPO), Parallel In Serial Out (PISO) and Parallel In Parallel Out (PIPO) shift registers are designed using Carbon NanoTube Field Effect Transistor (CNTFET). The CNTFET...

  • Load switches: efficient power where you need it. Israelsohn, Joshua // EDN;10/3/2002, Vol. 47 Issue 22, p70 

    Examines the power efficiency of load switches. Three trends on discrete power field-effect transistors for load switching; Channel resistance of the metal oxide semiconductor field-effect transistors from International Rectifier and Fairchild Semiconductor; Outline diagram of the LT1910...

  • A Low Voltage High Performance Self Cascode Current Mirror. Kaur, Jasdeep; Prakash, Nupur; Rajput, S. S. // Proceedings of World Academy of Science: Engineering & Technolog;Jul2008, Vol. 43, p601 

    A current mirror (CM) based on self cascode MOSFETs low voltage analog and mixed mode structures has been proposed. The proposed CM has high output impedance and can operate at ± 0.5 V. P-Spice simulations confirm the high performance of this CM with a bandwidth of 6.0 GHz at input current of...

  • The quest for high efficiency in LOW-VOLTAGE SUPPLIES. Travis, Bill // EDN;09/01/2000, Vol. 45 Issue 18, p56 

    Reports on the development of a line of synchronous-rectifier metal oxide semiconductor field-effect transistors (MOSFET) and converter integrated circuits to achieve high efficiency in low-voltage power supplies. Conversion technique of choice in low-voltage systems; Substitution of power...

  • Linearisation technique for low-voltage tuneable Nauta's transconductor in Gm-C filter design. Phanumas Khumsat // IET Circuits, Devices & Systems;2018, Vol. 12 Issue 4, p347 

    A low-distortion, low-voltage transconductor based on Nauta's inverter-type transconductor is proposed. The transconductor's core MOSFETs are pushed into a strong inversion region under a low-voltage supply utilizing a level shifter consisting of a linear resistor and a MOSFET current source....

  • Inner-Gate-Engineered GAA MOSFET to Enhance the Electrostatic Integrity. Jena, Biswajit; Dash, Sidhartha; Routray, Soumya Ranjan; Mishra, Guru Prasad // NANO;Oct2019, Vol. 14 Issue 10, pN.PAG 

    Gate-all-around (GAA) MOSFETs are the best multi-gate MOSFET structure due to their strong electrostatic control over the channel. The electrostatic controllability can be enhanced further by applying some gate engineering technique to the existing GAA structure. This paper investigates the...

  • Bias non-conservation characteristics of drain current noise of 40 nm n-MOSFETs in high-frequency band. Jun Wang // Electronics Letters;12/7/2017, Vol. 53 Issue 25, p1671 

    The behaviours of drain current noise of 40 nm n-MOSFETs are distinguished by comparing with 120 nm n-MOSFETs over an extended range of bias voltages and temperature. The measurement results strongly indicate that the high-frequency noise mechanism of 40 nm n-MOSFETs is changed from suppressed...

  • A 0.6 V class-AB rail-to-rail CMOS OTA exploiting threshold lowering. Centurelli, F.; Monsurrò, P.; Parisi, G.; Tommasino, P.; Trifiletti, A. // Electronics Letters;7/26/2018, Vol. 54 Issue 15, p930 

    A class-AB OTA (operational transconductance amplifier) topology with rail-to-rail input common-mode range is proposed for application in very low-voltage applications. High efficiency is achieved by reusing transistors both for class-AB operation and for mirroring the output currents, and a...

  • A New Leakage Power Reduction Technique for CMOS VLSI Circuits. Geetha Priya, M.; Baskaran, K.; Krishnaveni, D.; Srinivasan, S. // Journal of Artificial Intelligence;2012, Vol. 5 Issue 4, p227 

    A robust method which is equally effectual for static power control in CMOS VLSI circuits for System on Chip (Soc) applications in deep submicron technologies proposed. Referring to the International Technology Roadmap for Semiconductors (ITRS), the total power dissipation may be significantly...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics