TITLE

Hardware simulator for photon correlation spectroscopy

AUTHOR(S)
Ferri, Fabio; Magatti, Davide
PUB. DATE
October 2003
SOURCE
Review of Scientific Instruments;Oct2003, Vol. 74 Issue 10, p4273
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
We present a hardware simulator ideal for testing digital correlators in photon correlation spectroscopy. By using a PCI-6534 National Instrument I/O board, a personal computer (1.5 GHz Pentium 4), and an original algorithm developed in LabVIEW (National Instrument™), we realized an instrument capable of delivering a continuous stream of transistor-transistor logic pulses with the desired statistical properties over one or more channels. The pulse resolution could be set to values multiple of the clock period Δt=50 ns available on the board. When a single channel is used, the maximum count rate at Δt=50 ns was ∼350 kHz. With two channels we obtained ∼80 kHz at Δt=50 ns and ∼120 kHz at Δt=100 ns. Pulse streams with Gaussian statistics and in the presence of shot noise were simulated and measured with a commercial hardware correlator. Photodetector defects, such as the presence of afterpulses, were also simulated and their elimination by cross correlation techniques was checked. The simulator works also as a general purpose pulse pattern generator (PPG). Compared with commercial PPGs, our simulator is slower, but permits a continuous output of the pulse stream (not allowed in PPGs). At the same time it offers many other nontrivial advantages related to its flexibility, relatively low cost, and easy adaptability to future technology developments. © 2003 American Institute of Physics.
ACCESSION #
10921041

 

Related Articles

  • Unified all-digital duty-cycle and phase correction circuit for QDR I/O interface. Ha, J. C.; Lim, J. H.; Kim, Y. J.; Jung, W. Y.; Wee, J. K. // Electronics Letters;10/23/2008, Vol. 44 Issue 22, p1300 

    A unified all-digital duty-cycle and phase correction circuit, consisting of dual duty cycle corrector loops and one shared control block, is proposed for a quadrature data rate I/O interface. The proposed scheme makes four duty-corrected and phase-corrected phase clocks from two clocks of 0°...

  • On the temporal resolution of multitau digital correlators. Phillies, George D.J. // Review of Scientific Instruments;Oct96, Vol. 67 Issue 10, p3423 

    Studies the temporal resolution of multitau digital correlators. Variety of implementations of a multitau instrument; Average delay times; Consequences of correlator time resolution.

  • Simple Toggle-Switch Driver Operates Coaxial RF Switches. Polivka, Jiri // Electronic Design;3/30/2006, Vol. 54 Issue 7, p64 

    The article presents an electronic circuit design for driving Radio Frequency Single-Pole Double-Throw coaxial switches using a transistor-transistor logic or a local pushbutton.

  • Single-electron transistor logic. Chen, R.H.; Korotkov, A.N. // Applied Physics Letters;4/1/1996, Vol. 68 Issue 14, p1954 

    Presents a numerical simulation of a complete set of complementary logic circuits based on capacitively-coupled single-electron transistors (CSET). Range of the logic delay of various gates in the CSET family; Measurement of the reliability of CSET gates by the rate of digital errors; Impact of...

  • Spectroscopy with multichannel correlation radiometers. Harris, A. I. // Review of Scientific Instruments;May2005, Vol. 76 Issue 5, p054503 

    Correlation radiometers make true differential measurements in power with high accuracy and small systematic errors. This receiver architecture has been used in radio astronomy for measurements of continuum radiation for over 50 years; in this article, spectroscopy over broad bandwidths using...

  • IC Logic Gates and Inverters. Rakes, Charles D. // Popular Electronics;Feb99, Vol. 16 Issue 2, p51 

    Takes a look at Complementary Metal-Oxide Semiconductor (CMOS) and Transistor-Transistor-Logic (TTL) line of integrated circuit logic gates and inverters. 7400 family of TTL integrated circuits; CMOS 4000 logic family; Basic building block for all digital circuitry.

  • Trigger a TTL circuit from ECL levels. Sliwczynski, Lukasz; Travis, Bill // EDN Europe;Nov2001, Vol. 46 Issue 11, p59 

    Focuses on the triggering of a Transistor-transistor logic circuit from Emitter-coupled logic (ECL) Levels. Use of level converters for triggering due to small logic spans of ECL circuits; Generation of fairly short negative-going pulse from the trailing edge of ECL signal; Rate of ECL signal...

  • Trigger a TTL circuit from ECL levels. Travis, Bill // EDN;11/8/2001, Vol. 46 Issue 25, p107 

    Focuses on the generation of transistor-transistor logic circuits. Usage of emitter-coupled logic circuits (ECL); Logic spans of ECL circuits; Dependability of the duration of generated negative-going pulses on the speed of C[2] discharges.

  • Interface single-ended signals to DDR devices. Li, Paul // EDN;11/28/2002, Vol. 47 Issue 26, p81 

    Looks at a variety of circuits that provides the interface from single-ended to double-data-rate (DDR) signals devices which are common in integrated circuits in a personal computers. Use of differential signals to overcome the limitations of transistor-transistor logic; Analysis of a...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics