TITLE

TOOL TIGHTENS TIMING IN ASICs' CRITICAL PATHS

AUTHOR(S)
Maliniak, David
PUB. DATE
May 2003
SOURCE
Electronic Design;5/12/2003, Vol. 51 Issue 10, p38
SOURCE TYPE
Trade Publication
DOC. TYPE
Article
ABSTRACT
Features the ZenTime product developed by Zenasis Technologies Inc. which used hybrid optimization technology. Fundamental improvement in timing closure for application specific integrated circuits design using the technology; Comparison of a critical logic path using ZenTime optimization; Advantage in using ZenTime.
ACCESSION #
10859003

 

Related Articles

  • Zenasis: EDA's Next Generation. Morrison, Gale // Electronic News;4/29/2002, Vol. 48 Issue 18, p24 

    Introduces the hybrid optimization technology from Zenasis Technologies Inc. for design-specific cell creation. Results of hybrid optimization; Approach used by Zenasis in bringing custom design-type of capability into standard cell-based design.

  • Clear call. Brennan, Jim // Appliance Manufacturer;Mar1997, Vol. 45 Issue 3, p66 

    Deals on the multilevel-storage application specific integrated circuit (ASIC), a device use by manufacturers in enhancing their products inexpensively. Reasons why manufacturers find ways to enhance their products inexpensively; Multilevel storage device developed by Mobile Comm; Description...

  • NCR ASIC targets automotive use.  // Electronic News;3/14/94, Vol. 40 Issue 2005, p52 

    Reports on NCR's release of a highly-integrated J1850 protocol converter for sequencing message transfers across the J1850 standard bus in automotive applications. Integration with other NCR application specific integrated circuits (ASIC) as a single-chip function.

  • New low-voltage ASIC libraries are power-stingy. Lipman, Jim; Granville, Fran // EDN;10/10/96, Vol. 41 Issue 21, p24 

    Features Texas Instruments Inc.'s series of application specific integrated circuits that operate in voltage as low as 1.8-volts. TGC6000 gate arrays that feature as many as 12 million gates on a single chip; TSC6000 standard cell for low-power, high-density applications; TEC6000 embedded array.

  • Virtual sockets. Shandle, Jack // Electronic Design;10/24/96, Vol. 44 Issue 22, p18 

    Editorial. Focuses on the Virtual Sockets Interface (VSI) initiative for application-specific intergrated circuit (ASIC) designers. Limitations of ASIC designs; Advantages and applications of VSI; Expected arguments against VSI.

  • Qualcomm adds new CDMA ASICs.  // Electronic News;2/6/95, Vol. 41 Issue 2051, p54 

    Focuses on Qualcomm Inc.'s second generation Code Division Multiple Access (CDMA) based application specific circuits. Provision of superior functionality within competitive cost target; Qualcomm's CDMA-based cellular phone.

  • LSI to introduce 0.25 micron ASICs. DeTar, Jim // Electronic News;9/18/95, Vol. 41 Issue 2083, p1 

    Asserts that in September 1995 LSI Logic will push the gate array manufacturing process envelope by introducing a 0.25 micron process called G10. Used to enable the design of application-specific integrated circuits (ASIC) with up to five million usable gates and 49 million transistors; Other...

  • Synopsys debuts behavioral design tool. Erkanat, Judy // Electronic News;3/11/96, Vol. 42 Issue 2107, p6 

    Reports that Synopsys is introducing a behavioral synthesis technology called Behavioral Retiming, which is said to improve application specific integrated circuit (ASIC) performance by more than 15 percent. Applications; Product support; Availability.

  • Xilinx plunging deeper into hybrid ASIC arena.  // Electronic News;10/20/97, Vol. 43 Issue 2190, p14 

    Features Xilinx's XH3 HardWire series of application specific integrated circuits that features gate densities in the range of 15,000 to 225,000 gates. Target applications of the chip; Design specifications; Recommended selling price.

Share

Read the Article

Courtesy of NEW JERSEY STATE LIBRARY

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics