DAC: Designing Billion-Transistor Chips -- It Takes a Community

Nelson, Rick
June 2003
Electronic News;6/9/2003, Vol. 49 Issue 23, pN.PAG
Trade Publication
Reports on the speech delivered by Sir Robin Saxby of ARM Holdings PLC at the Design Automation Conference in Anaheim California on June 2, 2003, which focused on the use of silicon process advances in packing transistors into a single chip. His expectations on application specific integrated circuits; His solution to the billion-transistor design problem; His outlook on security measures for silicon chips.


Related Articles

  • Diagonal wiring in chip layouts cuts costs and ups yield. Ball, Richard // Electronics Weekly;6/11/2003, Issue 2103, p5 

    Reports on the effort of Cadence Design Systems to examine the use of diagonal layout for wiring in integrated circuit designs, as of June 2003. Benefits of the approach; Outcome of the test.

  • Power-Grid Verification Takes A Formal Turn. Maliniak, David // Electronic Design;9/29/2005, Vol. 53 Issue 21, p30 

    The article focuses on CoolCheck tool by Sequence Design, which has used a vectorless approach to examine power grids early in the design cycle. Power-analysis tools are taking on new and interesting angles these days, especially since power integrity has gotten on the radar screens of most...

  • One tool lets you design the IC package and its interconnections. Moretti, Gabe // EDN;10/30/2003, Vol. 48 Issue 24, p20 

    Focuses on Advanced Packaging Engineer 3D (APE 3D), a tool that lets engineers design the integrated circuits package and its interconnections from Cadence. Features of APE 3D; Way by which the tool prevents the risk of poor package design; Price for one year license.

  • Power: Si vs. GaN vs. SiC. TARANOVICH, STEVE // EDN Europe;Apr2013, Vol. 4, p32 

    The article offers information on the challenges and obstacles encountered by circuit designers in the selection of optimal systems. It presents the advantages and disadvantages in using gallium-nitride (GaN), silicon (Si), and silicon-carbide (SiC) as materials for use in the fabrication of...

  • Composite instrumentation amplifier challenges single-chip device for bandwidth, offset, and noise. Štofka, Marián // EDN;6/12/2008, Vol. 53 Issue 12, p74 

    The article proposes a composite instrumentation amplifier that challenges single-chip device for bandwidth, offset and noise. Although comprising five integrated circuit (IC) packages, this composite instrumentation amplifier reaches a typical bandwidth of 1.9 megahertz (MHz) at a gain of 1,000...

  • Design automation holds all the aces for chip industry - Synopsys CEO. Manners, David // Electronics Weekly;9/21/2005, Issue 2210, Special section p10 

    The article focuses on the major challenges for the next generation of electronic design automation (EDA). It believes that bringing automation to IC design would deliver massive improvements in design productivity. Nowadays automating the entire IC construction process from designing to...

  • Accellera Moves Toward Standard IC Design Kits.  // Electronic News;3/28/2005, Vol. 51 Issue 13, pN.PAG 

    Reports on the development by Accellera of the OpenKit Initiative integrated circuit design kit in March 2005. Contribution made by Cadence Design Systems Inc. to the creation of OpenKit Initiative; Information on design kits; Problem facing users of multiple process design kits.

  • Off-Chip Skew Measurement and Compensation Module (SMCM) Design for Built-Off Test Chip. Han, Kihyuk; Park, Joonsung; Lee, Jae; Chung, Jaeyong; Byun, Eonjo; Woo, Cheol-Jong; Oh, Sejang; Abraham, Jacob // Journal of Electronic Testing;Aug2011, Vol. 27 Issue 4, p429 

    Skew calibration and compensation are critical ATE features for reliable functional test, particularly for applications such as memory chips since most mainstream memories use a source-synchronous interface. This paper presents a new Skew Measurement and Compensation Module (SMCM) design for...

  • Schematic Checker Finds PC-Board Errors Early.  // Electronic Design;9/29/2005, Vol. 53 Issue 21, p30 

    The article focuses on CR-5000 enterprise design environment called Circuit Adviser by Zuken USA Inc., which systematically checks for errors in schematic drawings. Circuit Adviser finds hidden electrical problems in schematics designed in the CR-5000 environment through use of predefined...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics